

LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR

GENERAL DESCRIPTION



The ICS87016I is a low skew, 1:16 LVCMOS/LVTTL Clock Generator and is a member of the HiPerClockS family of High Performance Clock Solutions. The device has 4 banks of 4 outputs and each bank can be independently selected for

 $\div 1$ or $\div 2$ frequency operation. Each bank also has its own power supply pins so that the banks can operate at the following different voltage levels: 3.3V, 2.5V, and 1.8V. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines.

The divide select inputs, DIV_SELA:DIV_SELD, control the output frequency of each bank. The output banks can be independently selected for +1 or +2 operation. The bank enable inputs, CLK_ENA:CLK_END, support enabling and disabling each bank of outputs individually. The CLK_ENA:CLK_END circuitry has a synchronizer to prevent runt pulses when enabling or disabling the clock outputs. The master reset input, nMR/OE, resets the +1/+2 flip flops and also controls the active and high impedance states of all outputs. This pin has an internal pull-up resistor and is normally used only for test purposes or in systems which use low power modes.

The ICS87016I is characterized to operate with the core at 3.3V and the banks at 3.3V, 2.5V, or 1.8V. Guaranteed bank, output, and part-to-part skew characteristics make the 87016I ideal for those clock applications demanding well-defined performance and repeatability.

FEATURES

- 16 LVCMOS/LVTTL outputs (4 banks of 4 outputs)
- Selectable differential CLK1, nCLK1 or LVCMOS clock input
- CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- · CLK0 supports the following input types: LVCMOS, LVTTL
- Maximum output frequency: 250MHz
- Independent bank control for ÷1 or ÷2 operation
- Independent output bank voltage settings for 3.3V, 2.5V, or 1.8V operation
- · Asynchronous clock enable/disable
- Output skew: 170ps (maximum)
- Bank skew: 50ps (maximum)
- Part-to-part skew: 800ps (maximum)
- 3.3V core, 3.3V, 2.5V, or 1.8V output operating supply
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM PIN ASSIGNMENT nMR/OE _ CLK0 -QA0:QA3 48 47 46 45 44 43 42 41 40 39 38 37 36 GND VDD CLK0[35 🗖 QB0 DIV_SELA[34 U VDDOB QB0:QB3 33 🗖 QB1 CLK_SEL -DIV SELBT DIV_SELC[32 🗖 GND 0 DIV_SELA -DIV SELDI 31 🗖 QB2 ICS87016I 30 VDDOB CLK_ENA[DIV_SELB _ QC0:QC3 CLK_ENB [29 🗖 QB3 28 GND CLK ENCIT 0 DIV_SELC _ CLK_END[27 D QC0 DIV_SELD nMR/OE [26 VDDOC GND 25 QC1 13 14 15 16 17 18 19 20 21 22 23 24 CLK_ENA _ CLK_ENB _ CLK_ENC _ 48-Pin LQFP CLK_END _ 7mm x 7mm x 1.4mm body package Y Package Top View

ICS87016I

Low Skew, 1-to-16 LVCMOS/LVTTL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 48	$V_{\scriptscriptstyle DD}$	Power		Core supply pins.
2	CLK0	Input	Pulldown	LVCMOS / LVTTL clock input.
3	DIV_SELA	Input	Pullup	Controls frequency division for Bank A outputs. LVCMOS / LVTTL interface levels.
4	DIV_SELB	Input	Pullup	Controls frequency division for Bank B outputs LVCMOS / LVTTL interface levels
5	DIV_SELC	Input	Pullup	Controls frequency division for Bank C outputs. LVCMOS / LVTTL interface levels.
6	DIV_SELD	Input	Pullup	Controls frequency division for Bank D outputs. LVCMOS / LVTTL interface levels.
7	CLK_ENA	Input	Pullup	Output enable for Bank A outputs. Active HIGH. If pin is LOW, outputs drive low. LVCMOS / LVTTL interface levels.
8	CLK_ENB	Input	Pullup	Output enable for Bank B outputs. Active HIGH. If pin is LOW, outputs drive low. LVCMOS / LVTTL interface levels.
9	CLK_ENC	Input	Pullup	Output enable for Bank C outputs. Active HIGH. If pin is LOW, outputs drive low. LVCMOS / LVTTL interface levels.
10	CLK_END	Input	Pullup	Output enable for Bank D outputs. Active HIGH. If pin is LOW, outputs drive low. LVCMOS / LVTTL interface levels.
11	nMR/OE	Input	Pullup	Master reset. When LOW, resets the ÷1/÷2 flip flops and sets the outputs to high impedance. LVCMOS / LVTTL interface levels.
12, 16, 20, 24, 28, 32, 36, 40, 44	GND	Power		Supply ground.
13, 15, 17, 19	QD3, QD2, QD1, QD0	Output		Bank D outputs. LVCMOS / LVTTL interface levels.
14, 18	V _{DDOD}	Power		Output Bank D supply pins.
21, 23, 25, 27	QC3, QC2, QC1, QC0	Output		Bank C outputs. LVCMOS / LVTTL interface levels.
22, 26	$V_{\scriptscriptstyle DDOC}$	Power		Output Bank C supply pins.
29, 31, 33, 35	QB3, QB2, QB1, QB0	Output		Bank B outputs. LVCMOS / LVTTL interface levels.
30, 34	$V_{\tiny exttt{DDOB}}$	Power		Output Bank B supply pins.
37, 39, 41, 43	QA3, QA2, QA1, QA0	Output		Bank A outputs. LVCMOS / LVTTL interface levels.
38, 42	$V_{\scriptscriptstyle DDOA}$	Power		Output Bank A supply pins.
45	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1, nCLK1 inputs. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels.
46	nCLK1	Input	Pullup	Inverting differential clock input.
47	CLK1	Input	Pulldown	Non-inverting differential clock input.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
	B	V_{DD} , $V_{DDOx} = 3.465V$; NOTE 1			18	pF
C _{PD}	Power Dissipation Capacitance (per output)	$V_{DD} = 3.465, V_{DDOx} = 2.625V; NOTE 1$			20	pF
	(per output)	$V_{DD} = 3.465, V_{DDOx} = 1.89V; NOTE 1$			30	pF
R _{out}	Output Impedance		5	7	12	Ω

NOTE 1: V_{DDOx} denotes V_{DDOA} , V_{DDOB} , V_{DDOC} , and V_{DDOD} .

Table 3. Function Table

	Inputs	0	utputs	
nMR/OE	CLK_ENx	DIV_SELx	Bank X	Qx Frequency
0	Х	Х	Hi Z	N/A
1	1	0	Active	fIN/2
1	1	1	Active	fIN
1	0	Х	Low	N/A



LVCMOS/LVTTL CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V₁ -0.5V to $V_{\rm DD}$ + 0.5 V

-0.5V to $V_{DDO} + 0.5V$ Outputs, Vo

47.9°C/W (0 lfpm) Package Thermal Impedance, θ_{14}

-65°C to 150°C Storage Temperature, T_{STG}

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	٧
			3.135	3.3	3.465	V
V _{DDOx}	Output Supply Voltage; NOTE 1		2.375	2.5	2.625	V
			1.71	1.8	1.89	V
I _{DD}	Power Supply Current				100	mA
I _{DDOx}	Output Supply Current; NOTE 2				15	mA

NOTE 1: V_{DDOX} denotes V_{DDOA} , V_{DDOB} , V_{DDOC} , and V_{DDOD} . NOTE 2: I_{DDOX} denotes I_{DDOA} , I_{DDOB} , I_{DDOC} , and I_{DDOD} .

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	DIV_SELA:DIV_SELD, CLK_ENA:CLK_END, nMR/OE, CLK_SEL		2		V _{DD} + 0.3	V
		CLK0		2		$V_{DD} + 0.3$	V
V _{IL}	Input Low Voltage	DIV_SELA:DIV_SELD, CLK_ENA:CLK_END, nMR/OE, CLK_SEL		-0.3		0.8	٧
		CLK0		-0.3		1.3	V
I _{IH}	Input High Current	CLK_ENA:CLK_END, DIV_SELA:DIV_SELD, nMR/OE	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
		CLK0, CLK_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I _{IL}	Input Low Current	CLK_ENA:CLK_END, DIV_SELA:DIV_SELD, nMR/OE	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
		CLK0, CLK_SEL	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
			$V_{DDOx} = 3.3V \pm 5\%; NOTE 2$	2.6			V
V _{OH}	Output High V	oltage; NOTE 1	$V_{DDOx} = 2.5V \pm 5\%; NOTE 2$	1.8			V
V OH	- Gatpat riigir v	olago, NOTE T	$V_{DDOx} = 1.8V \pm 5\%$; NOTE 2 $I_{OH} = -2mA$	V _{DD} - 0.45			V
			$V_{DDOx} = 3.3V \pm 5\%; NOTE 2$			0.5	V
V _{OL}	Output Low V	oltage; NOTE 1	$V_{DDOx} = 2.5V \pm 5\%$; NOTE 2			0.5	V
V OL	Output Low V	Shage, NOTE 1	$V_{DDOx} = 1.8V \pm 5\%; NOTE 2$ $I_{OL} = 2mA$			0.45	٧
I _{OZL}	Output Tristate	e Current Low		-5			μA
I _{OZH}	Output Tristate	e Current High				5	μΑ

NOTE 1: Outputs terminated with 50Ω to $V_{DDOX}/2$. See Parameter Measurement Information, Output Load Test Circuit. NOTE 2: V_{DDOX} denotes V_{DDOA} , V_{DDOB} . V_{DDOD} and V_{DDOD} .



LVCMOS/LVTTL CLOCK GENERATOR

Table 4C. Differential DC Characteristics, V_{DD} = 3.3V±5%, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK1	$V_{IN} = V_{DD} = 3.465V$			5	μA
¹IH	Input High Current	CLK1	$V_{IN} = V_{DD} = 3.465V$			150	μA
	Input Low Current	nCLK1	$V_{IN} = 0V, V_{DD} = 3.465V$	-150			μA
I _{IL}	Input Low Current	CLK1	$V_{IN} = 0V, V_{DD} = 3.465V$	-5			μΑ
V _{PP}	Peak-to-Peak Input	Voltage		0.15		1.3	V
V _{CMR}	Common Mode Inpl NOTE 1, 2	ut Voltage;		GND + 0.5		V _{DD} - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK1, nCLK1 is V_{DD} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{III}.

Table 5A. AC Characteristics, $V_{DD} = V_{DDOx} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
	Propagation Delay,	CLK0; NOTE 1A		2.8	3.4	3.9	ns
tp _{LH}	Low to High	CLK1, nCLK1; NOTE 1B		2.75	3.4	4.1	ns
tsk(b)	Bank Skew; NOTE 2, 6		Measured on the Rising Edge			50	ps
tsk(o)	Output Skew; NOTE 3, 6		Measured on the Rising Edge			170	ps
tsk(pp)	Part-to-Part Skew; N	IOTE 4, 6				800	ps
t _R / t _F	Output Rise/Fall Tim	ne; NOTE 5	20% to 80%	200		700	ps
	Outrout Duty Ovala		f < 175MHz	45		55	%
odc	Output Duty Cycle		f ≥ 175MHz	40		60	%
t _{EN}	Output Enable Time; NOTE 5					10	ns
t _{DIS}	Output Disable Time	e; NOTE 5				10	ns

All parameters measured at 250MHz unless noted otherwise.

NOTE 1A: Measured from the $V_{DD}/2$ of the input to $V_{DDOX}/2$ of the output. NOTE 1B: Measured from the differential input crossing point to $V_{DDOX}/2$ of the output.

NOTE 2: Defined as skew within a bank with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDOX}/2.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{DDOX}/2$.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, 1-to-16 LVCMOS/LVTTL CLOCK GENERATOR

Table 5B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDOx} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
	Propagation Delay,	CLK0; NOTE 1A		2.9	3.5	4.0	ns
tp _{LH}	Low to High	CLK1, nCLK1; NOTE 1B		3.0	3.5	4.0	ns
tsk(b)	Bank Skew; NOTE 2, 6		Measured on the Rising Edge			50	ps
tsk(o)	Output Skew; NOTE 3, 6		Measured on the Rising Edge			170	ps
tsk(pp)	Part-to-Part Skew; N	NOTE 4, 6				800	ps
t _R / t _F	Output Rise/Fall Tim	ne; NOTE 5	20% to 80%	200		700	ps
	Outrout Duty Ovala		f < 175MHz	45		55	%
odc	Output Duty Cycle		f ≥ 175MHz	40		60	%
t _{EN}	Output Enable Time; NOTE 5					10	ns
t _{DIS}	Output Disable Time	e; NOTE 5				10	ns

All parameters measured at 250MHz unless noted otherwise.

NOTE 1A: Measured from the $V_{\rm DD}/2$ of the input to $V_{\rm DDOX}/2$ of the output.

NOTE 1B: Measured from the differential input crossing point to V_{DDOX}/2 of the output.

NOTE 2: Defined as skew within a bank with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{\text{DDOX}}/2$.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{DDOX}/2$.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.

Table 5C. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDOx} = 1.8V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
	Propagation Delay,	CLK0; NOTE 1A		3.0	3.9	4.7	ns
tp _{LH}	Low to High	CLK1, nCLK1; NOTE 1B		3.0	3.9	4.7	ns
tsk(b)	Bank Skew; NOTE 2, 6		Measured on the Rising Edge			50	ps
tsk(o)	Output Skew; NOTE 3, 6		Measured on the Rising Edge			170	ps
tsk(pp)	Part-to-Part Skew; N	NOTE 4, 6				800	ps
t _R / t _F	Output Rise/Fall Tin	ne; NOTE 5	20% to 80%	200		700	ps
	Outrot Duty Cycle		f < 175MHz	45		55	%
odc	Output Duty Cycle		f ≥ 175MHz	40		60	%
t _{EN}	Output Enable Time; NOTE 5					10	ns
t _{DIS}	Output Disable Time	e; NOTE 5				10	ns

All parameters measured at 250MHz unless noted otherwise.

NOTE 1A: Measured from the $V_{\rm DD}/2$ of the input to $V_{\rm DDOX}/2$ of the output.

NOTE 1B: Measured from the differential input crossing point to $V_{\text{DDOX}}/2$ of the output.

NOTE 2: Defined as skew within a bank with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{DDOX}/2$.


NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{nnov}/2$.


NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT




3.3V Core/1.8V OUTPUT LOAD AC TEST CIRCUIT

 $GND = -0.9V \pm 5\%$



DIFFERENTIAL INPUT LEVEL





PART-TO-PART SKEW

OUTPUT SKEW

ICS87016I


Low Skew, 1-to-16 LVCMOS/LVTTL CLOCK GENERATOR






BANK SKEW (where X denotes outputs in the same bank)

OUTPUT RISE/FALL TIME





OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

PROPAGATION DELAY




APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 4A to 4E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



RELIABILITY INFORMATION

Table 6. $\theta_{\text{JA}} \text{vs. Air Flow Table for 48 Lead LQFP}$

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS87016l is: 2034






TABLE 7. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
CVMDOL		BBC					
SYMBOL	MINIMUM	NOMINAL	MAXIMUM				
N		48					
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.17	0.22	0.27				
С	0.09		0.20				
D		9.00 BASIC					
D1		7.00 BASIC					
D2		5.50 Ref.					
E		9.00 BASIC					
E1		7.00 BASIC					
E2		5.50 Ref.					
е		0.50 BASIC					
L	0.45	0.60	0.75				
θ	0°		7°				
ccc			0.08				

Reference Document: JEDEC Publication 95, MS-026



ICS87016I Low Skew, 1-to-16 LVCMOS/LVTTL CLOCK GENERATOR

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS87016AYI	ICS87016AYI	48 Lead LQFP	250 per tray	-40°C to 85°C
ICS87016AYIT	ICS87016AYI	48 Lead LQFP on Tape and Reel	1000	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.