

## Dual and Quad 70MHz, 1000V/µs Op Amps

### **FEATURES**

- 70MHz Gain-Bandwidth
- 1000V/µs Slew Rate
- 7.5mA Maximum Supply Current per Amplifier
- Unity Gain Stable
- C-Load<sup>TM</sup> Op Amp Drives All Capacitive Loads
- 9nV/√Hz Input Noise Voltage
- 1.5mV Maximum Input Offset Voltage
- 2µA Maximum Input Bias Current
- 350nA Maximum Input Offset Current
- 50mA Minimum Output Current
- ±7.5V Minimum Output Swing into 150Ω
- 4.5V/mV Minimum DC Gain, R<sub>I</sub>=1k
- 50ns Settling Time to 0.1%, 10V Step
- 0.06% Differential Gain,  $A_V=2$ ,  $R_I=150\Omega$
- 0.04° Differential Phase,  $A_V=2$ ,  $R_I=150\Omega$
- Specified at ±2.5V, ±5V, and ±15V

## **APPLICATIONS**

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems

### DESCRIPTION


The LT1364/LT1365 are dual and quad high speed operational amplifiers with outstanding AC and DC performance. The amplifiers feature much lower supply current and higher slew rate than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with matched high impedance inputs and the slewing performance of a current feedback amplifier. The high slew rate and single stage design provide excellent settling characteristics which make the circuit an ideal choice for data acquisition systems. Each output drives a 150 $\Omega$  load to  $\pm 7.5 \mathrm{V}$  with  $\pm 15 \mathrm{V}$  supplies and to  $\pm 3.4 \mathrm{V}$  on  $\pm 5 \mathrm{V}$  supplies. The amplifiers are stable with any capacitive load making them useful in buffer or cable driving applications.

The LT1364/LT1365 are members of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For a single amplifier version of the LT1364/LT1365 see the LT1363 data sheet. For 50MHz devices with 4mA supply currents see the LT1360 through LT1362 data sheets. For lower supply current amplifiers see the LT1354 to LT1359 data sheets. Singles, duals, and guads of each amplifier are available.

C-Load is a trademark of Linear Technology Corporation


## TYPICAL APPLICATION

**Cable Driver Frequency Response** 



1364/1365 TA01

#### $A_V = -1$ Large-Signal Response




1364/1365 TA02

## **ABSOLUTE MAXIMUM RATINGS**

Total Supply Voltage (V+ to V-)	36V
Differential Input Voltage	
Input Voltage	±V <sub>S</sub>
Output Short-Circuit Duration (Note 1)	Indefinite
Operating Temperature Range	-40°C to 85°C

Specified Temperature Range	40°C to 85°C
Maximum Junction Temperature (See I	Below)
Plastic Package	150°C
Storage Temperature Range	. −65°C to 150°C
Lead Temperature (Soldering, 10 sec).	300°C

## PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

## **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
$\overline{V_{0S}}$	Input Offset Voltage	(Note 2)	±15V		0.5	1.5	mV
			±5V		0.5	1.5	mV
			±2.5V		0.7	1.8	mV
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V		120	350	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V		0.6	2.0	μΑ
e <sub>n</sub>	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		9		nV/√Hz
in	Input Noise Current	f = 10kHz	±2.5V to ±15V		1		pA/√Hz
R <sub>IN</sub>	Input Resistance	V <sub>CM</sub> = ±12V	±15V	12	50		MΩ
-	Input Resistance	Differential	±15V		5		MΩ
C <sub>IN</sub>	Input Capacitance		±15V		3		pF

# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
	Input Voltage Range +		±15V ±5V ±2.5V	12.0 2.5 0.5	13.4 3.4 1.1		V V V
	Input Voltage Range <sup>-</sup>		±15V ±5V ±2.5V		-13.2 -3.2 -0.9	-12.0 -2.5 -0.5	V V V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	84 76 66	90 81 71		dB dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5 V \text{ to } \pm 15 V$		90	100		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{l} V_{0UT}=\pm 12V,R_L=1k\\ V_{0UT}=\pm 10V,R_L=500\Omega\\ V_{0UT}=\pm 7.5V,R_L=150\Omega\\ V_{0UT}=\pm 2.5V,R_L=500\Omega\\ V_{0UT}=\pm 2.5V,R_L=150\Omega\\ V_{0UT}=\pm 1V,R_L=500\Omega \end{array}$	±15V ±15V ±15V ±5V ±5V ±2.5V	4.5 3.0 2.0 3.0 2.0 2.5	9.0 6.5 3.8 6.4 5.6 5.2		V/mV V/mV V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	$\begin{array}{l} R_L = 1 k,  V_{IN} = \pm 40 mV \\ R_L = 500 \Omega,  V_{IN} = \pm 40 mV \\ R_L = 500 \Omega,  V_{IN} = \pm 40 mV \\ R_L = 150 \Omega,  V_{IN} = \pm 40 mV \\ R_L = 500 \Omega,  V_{IN} = \pm 40 mV \end{array}$	±15V ±15V ±5V ±5V ±2.5V	13.5 13.0 3.5 3.4 1.3	14.0 13.7 4.1 3.8 1.7		±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 7.5V$ $V_{OUT} = \pm 3.4V$	±15V ±5V	50 23	60 29		mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V$ , $V_{IN} = \pm 3V$	±15V	70	105		mA
SR	Slew Rate	$A_V = -2$ , (Note 3)	±15V ±5V	750 300	1000 450		V/μs V/μs
	Full Power Bandwidth	10V Peak, (Note 4) 3V Peak, (Note 4)	±15V ±5V		15.9 23.9		MHz MHz
GBW	Gain-Bandwidth	f = 200kHz	±15V ±5V ±2.5V	50 35	70 50 40		MHz MHz MHz
$t_r$ , $t_f$	Rise Time, Fall Time	A <sub>V</sub> = 1, 10%-90%, 0.1V	±15V ±5V		2.6 3.6		ns ns
	Overshoot	A <sub>V</sub> = 1, 0.1V	±15V ±5V		36 23		% %
	Propagation Delay	50% V <sub>IN</sub> to 50% V <sub>OUT</sub> , 0.1V	±15V ±5V		4.6 5.6		ns ns
t <sub>s</sub>	Settling Time	10V Step, 0.1%, $A_V = -1$ 10V Step, 0.01%, $A_V = -1$ 5V Step, 0.1%, $A_V = -1$	±15V ±15V ±5V		50 80 55		ns ns ns
	Differential Gain	$f = 3.58MHz, A_V = 2, R_L = 150\Omega$ $f = 3.58MHz, A_V = 2, R_L = 1k$	±15V ±5V ±15V ±5V		0.03 0.06 0.01 0.01		% % %
	Differential Phase	$f = 3.58MHz, A_V = 2, R_L = 150\Omega$ $f = 3.58MHz, A_V = 2, R_L = 1k$	±15V ±5V ±15V ±5V		0.10 0.04 0.05 0.25		Deg Deg Deg Deg
$R_0$	Output Resistance	A <sub>V</sub> = 1, f = 1MHz	±15V		0.7		Ω
$\overline{I_S}$	Channel Separation Supply Current	$V_{OUT} = \pm 10V, R_L = 500\Omega$ Each Amplifier	±15V ±15V	100	6.3	7.5	dB mA
		Each Amplifier	±5V		6.0	7.2	mA



## **ELECTRICAL CHARACTERISTICS** $0 ^{\circ} \text{C} \leq \text{T}_{A} \leq 70 ^{\circ} \text{C}$ , $\text{V}_{\text{CM}} = 0 \text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 2)	±15V ±5V ±2.5V	•		2.0 2.0 2.2	mV mV mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V	•	10	13	μV/°C
I <sub>0S</sub>	Input Offset Current		±2.5V to ±15V	•		500	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V	•		3	μΑ
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	<ul><li>82</li><li>74</li><li>64</li></ul>			dB dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5 V \text{ to } \pm 15 V$		• 88			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{c} V_{OUT} = \pm 12 V, \ R_L = 1 k \\ V_{OUT} = \pm 10 V, \ R_L = 500 \Omega \\ V_{OUT} = \pm 2.5 V, \ R_L = 500 \Omega \\ V_{OUT} = \pm 2.5 V, \ R_L = 150 \Omega \\ V_{OUT} = \pm 1 V, \ R_L = 500 \Omega \end{array}$	±15V ±15V ±5V ±5V ±2.5V	<ul> <li>3.6</li> <li>2.4</li> <li>2.4</li> <li>1.5</li> <li>2.0</li> </ul>			V/mV V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	$\begin{array}{c} R_L = 1 k,  V_{IN} = \pm 40 mV \\ R_L = 500 \Omega,  V_{IN} = \pm 40 mV \\ R_L = 500 \Omega,  V_{IN} = \pm 40 mV \\ R_L = 150 \Omega,  V_{IN} = \pm 40 mV \\ R_L = 500 \Omega,  V_{IN} = \pm 40 mV \end{array}$	±15V ±15V ±5V ±5V ±2.5V	<ul> <li>13.4</li> <li>12.8</li> <li>3.4</li> <li>3.3</li> <li>1.2</li> </ul>			±V ±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12.8V$ $V_{OUT} = \pm 3.3V$	±15V ±5V	<ul><li>25</li><li>22</li></ul>			mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	• 55			mA
SR	Slew Rate	$A_V = -2$ , (Note 3)	±15V ±5V	<ul><li>600</li><li>225</li></ul>			V/μs V/μs
GBW	Gain-Bandwidth	f = 200kHz	±15V ±5V	<ul><li>44</li><li>31</li></ul>			MHz MHz
	Channel Separation	$V_{OUT} = \pm 10V$ , $R_L = 500\Omega$	±15V	• 98			dB
Is	Supply Current	Each Amplifier Each Amplifier	±15V ±5V	•		8.7 8.4	mA mA

# **ELECTRICAL CHARACTERISTICS** $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ , $V_{CM}$ = 0V unless otherwise noted. (Note 6)

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>		MIN	TYP	MAX	UNITS
$V_{OS}$	Input Offset Voltage	(Note 2)	±15V	•			2.5	mV
			±5V	•			2.5	mV
			±2.5V	•			2.7	mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V	•		10	13	μV/°C
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V	•			600	nA
IB	Input Bias Current		±2.5V to ±15V	•			3.6	μА
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	•	82			dB
		$V_{CM} = \pm 2.5V$	±5V	•	74			dB
		$V_{CM} = \pm 0.5V$	±2.5V	•	64			dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5 V \text{ to } \pm 15 V$		•	87			dB

## **ELECTRICAL CHARACTERISTICS** $-40^{\circ}C \le T_A \le 85^{\circ}C$ , $V_{CM}$ = 0V unless otherwise noted. (Note 6)

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	TYP	MAX	UNITS
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$ $V_{OUT} = \pm 10V, R_L = 500\Omega$ $V_{OUT} = \pm 2.5V, R_L = 500\Omega$ $V_{OUT} = \pm 2.5V, R_L = 150\Omega$	±15V ±15V ±5V ±5V	•	2.5 1.5 1.5 1.0			V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	$\begin{split} V_{0UT} &= \pm 1 V, \ R_L = 500 \Omega \\ R_L &= 1 k, \ V_{IN} = \pm 40 mV \\ R_L &= 500 \Omega, \ V_{IN} = \pm 40 mV \\ R_L &= 500 \Omega, \ V_{IN} = \pm 40 mV \\ R_L &= 150 \Omega, \ V_{IN} = \pm 40 mV \\ R_L &= 500 \Omega, \ V_{IN} = \pm 40 mV \end{split}$	±2.5V ±15V ±15V ±5V ±5V ±2.5V	•	1.3 13.4 12.7 3.4 3.2 1.2			V/mV ±V ±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12.7V$ $V_{OUT} = \pm 3.2V$	±15V ±5V	•	25 21			mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V$ , $V_{IN} = \pm 3V$	±15V	•	50			mA
SR	Slew Rate	$A_V = -2$ , (Note 3)	±15V ±5V	•	550 180			V/μs V/μs
GBW	Gain-Bandwidth	f = 200kHz	±15V ±5V	•	43 30			MHz MHz
	Channel Separation	$V_{OUT} = \pm 10V$ , $R_L = 500\Omega$	±15V	•	98			dB
I <sub>S</sub>	Supply Current	Each Amplifier Each Amplifier	±15V ±5V	•			9.0 8.7	mA mA

The • denotes specifications that apply over the full operating temperature range.

**Note 1:** A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 2: Input offset voltage is pulse tested and is exclusive of warm-up drift.


**Note 3:** Slew rate is measured between  $\pm 10V$  on the output with  $\pm 6V$  input for  $\pm 15V$  supplies and  $\pm 1V$  on the output with  $\pm 1.75V$  input for  $\pm 5V$  supplies. Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW =  $SR/2\pi V_P$ .

Note 5: This parameter is not 100% tested.


Note 6: The LT1364/LT1365 are not tested and are not quality-assurance sampled at -40°C and at 85°C. These specifications are guaranteed by design, correlation, and/or inference from 0°C, 25°C, and/or 70°C tests.

## TYPICAL PERFORMANCE CHARACTERISTICS


## Supply Current vs Supply Voltage and Temperature 10





### Input Common-Mode Range vs **Supply Voltage**





#### **Input Bias Current vs Input Common-Mode Voltage**





















































Undistorted Output Swing vs Frequency ( $\pm 5V$ )




# 2nd and 3rd Harmonic Distortion vs Frequency



# Differential Gain and Phase vs Supply Voltage




#### **Capacitive Load Handling**






Small-Signal Transient  $(A_V = 1)$ 




1364/1365 TA31

**Small-Signal Transient**  $(A_V = -1)$ 




1364/1365 TA32

**Small-Signal Transient**  $(A_V = -1, C_L = 200pF)$ 




Large-Signal Transient  $(A_V = 1)$ 




1364/1365 TA34

Large-Signal Transient  $(A_V = -1)$ 



1364/1365 TA35

Large-Signal Transient  $(A_V = 1, C_L = 10,000pF)$ 



1364/1365 TA36

## APPLICATIONS INFORMATION

### **Layout and Passive Components**

The LT1364/LT1365 amplifiers are easy to use and tolerant of less than ideal layouts. For maximum performance (for example, fast 0.01% settling) use a ground plane, short lead lengths, and RF-quality bypass capacitors  $(0.01\mu F \text{ to } 0.1\mu F)$ . For high drive current applications use low ESR bypass capacitors (1µF to 10µF tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking or oscillations. If feedback resistors greater than  $5k\Omega$  are used, a parallel capacitor of value

$$C_F > R_G \; x \; C_{IN}/R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used, C<sub>F</sub> should be greater than or equal to  $C_{IN}$ .

## **Input Considerations**

Each of the LT1364/LT1365 amplifier inputs is the base of an NPN and PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input current can be positive or negative. The offset current does not depend on beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. The inputs can withstand differential input voltages of up to 10V without damage and need no clamping or source resistance for protection.



### APPLICATIONS INFORMATION

### **Capacitive Loading**

The LT1364/LT1365 are stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small signal response with 200pF load shows 62% peaking. The large signal response shows the output slew rate being limited to  $10V/\mu s$  by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e.,  $75\Omega$ ) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

### **Circuit Operation**

The LT1364/LT1365 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a  $500\Omega$  resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1364/LT1365 are tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

### **Power Dissipation**

The LT1364/LT1365 combine high speed and large output drive in small packages. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature  $(T_J)$  is calculated from the ambient temperature  $(T_A)$  and power dissipation  $(P_D)$  as follows:

LT1364CN8: 
$$T_J = T_A + (P_D \times 130^{\circ}C/W)$$
  
LT1364CS8:  $T_J = T_A + (P_D \times 190^{\circ}C/W)$   
LT1365CN:  $T_J = T_A + (P_D \times 110^{\circ}C/W)$   
LT1365CS:  $T_J = T_A + (P_D \times 150^{\circ}C/W)$ 

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). For each amplifier  $P_{DMAX}$  is:

$$\mathsf{P}_{\mathsf{DMAX}} = (\mathsf{V}^+ - \mathsf{V}^-)(\mathsf{I}_{\mathsf{SMAX}}) + (\mathsf{V}^+/2)^2/\mathsf{R}_\mathsf{L}$$


Example: LT1365 in S16 at 70°C,  $V_S = \pm 5V$ ,  $R_L = 150\Omega$ 

$$P_{DMAX} = (10V)(8.4mA) + (2.5V)^2/150\Omega = 126mW$$


$$T_{\text{JMAX}} = 70^{\circ}\text{C} + (4 \text{ x } 126\text{mW})(150^{\circ}\text{C/W}) = 145^{\circ}\text{C}$$

## TYPICAL APPLICATIONS


### Two Op Amp Instrumentation Amplifier



### 2MHz, 4th Order Butterworth Filter




## SIMPLIFIED SCHEMATIC




### PACKAGE DESCRIPTION


Dimension in inches (millimeters) unless otherwise noted.

#### **N8 Package** 8-Lead Plastic DIP







#### S8 Package 8-Lead Plastic SOIC




\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm).



#### N Package 14-Lead Plastic DIP





#### S Package 16-Lead Plastic SOIC

