
MS52C181A**Preliminary**

131,072-Word X 8-Bit STATIC RAM +
1,048,576-Word X 8-Bit One Time PROM

DESCRIPTION


The MS52C181A is a 131,072-word by 8-bit electrically switchable 1Mb static RAM and 1,048,576-word by 8-bit electrically switchable 8Mb One Time PROM featuring 2.7V to 3.6V power supply operation and direct LVTTTL input / output compatibility. Since the circuitry is completely static, external clocks are unnecessary, making this device very easy to use. The MS52C181A is packaged in 44-pin plastic TSOP and 48-pin FBGA (9mmx10mm), suited for use in handy terminal and other application which required small space.

FEATURES

- 131,072-word x 8-bit configuration SRAM and 1,048,576-word x 8-bit configuration OTP
- Power supply voltage : 2.7 to 3.6V
- Fully static operation
- Operating temperature range : Ta = -20 to 70°C
- Access time : 100nS MAX (Vcc=2.7V)
80nS MAX (Vcc=3.0V)
- Common address inputs and data inputs / outputs for SRAM and OTP
- Input / Output LVTTTL compatible
- 3-state output
- Data retention available at power supply voltage 1.5V for SRAM
- Package options :


44-pin plastic TSOP (Type II)	(TSOP44-P-400-0.8)	(Product : MS52C181ATA)
48-pin plastic FBGA	(FBGA48-P-0910-0.8)	(Product : MS52C181ALA)

PIN CONFIGURATION (TOP VIEW)




44-pin TSOP (II)

PIN CONFIGURATION (TOP VIEW)



Pin Name	Function
A0 - A16	Common Address Inputs
A17 - A19	Address Inputs for OTP
$\overline{CEs}$	Chip Enable for SRAM
$\overline{CEo}$	Chip Enable for OTP
$\overline{WE}$	Write Enable for SRAM
$\overline{OE}$	Common Output Enable
I/O0 - I/O7	Common Data Inputs / Outputs
VCC	Common Power Supply
VPP	Program Power Supply for OTP
GND	Common Ground
NC	No Connection

BLOCK DIAGRAM



FUNCTION TABLE

Operating Mode	$\overline{CE_0}$	$\overline{CE_s}$	$\overline{WE}$	$\overline{OE}$	VPP	VCC	I/O0 to I/O7
Standby	H	H	*	*	*	2.7V to 3.6V	High-Z
SRAM Read	H	L	H	H	*		High-Z
	H	L	H	L	*		DOUT
SRAM Write	H	L	L	*	*		DIN
OTP Read	L	H	*	H	*		High-Z
	L	H	*	L	*		DOUT
OTP Program	L	H	*	H	9.75V	4.0V	DIN
OTP Program Inhibit	H	H	*	H			High-Z
OTP Program Verify	H	H	*	L			DOUT

Note : 1. * = Don't Care ("H" or "L")
2. It is forbidden to apply $\overline{CE_0}$ ="L" and $\overline{CE_s}$ ="L" simultaneously.

ELECTRICAL CHARACTERISTICS**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	VCC	Respect to GND	-0.5 to 5.0	V
	VPP		-0.5 to 11.5	V
Input Voltage	VI		-0.5* to Vcc+0.5	V
Output Voltage	VO		-0.5* to Vcc+0.5	V
Power Dissipation	PD	Ta=25°C	0.7	W
Operating Temperature	Topr	—	-20 to 70	°C
Storage Temperature	Tstg	—	-55 to 125	°C

* -1.2VMin. for pulse width less than 30nS.

Recommended Operating Conditions

(Ta= -20 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Power Supply Voltage	VCC	—	2.7	—	3.6	V
	VPP		-0.5	—	Vcc+0.5	V
	GND		0	0	0	V
SRAM Data Retention Voltage	VCCH	—	1.5	—	3.6	V
Input High Voltage	VIH	Vcc=2.7 to 3.6	2.2	—	Vcc+0.5	V
Input Low Voltage	VIL		-0.5*	—	0.4	V

* -1.2VMin. for pulse width less than 30nS.

Capacitance

(Vcc=3.3V , Ta=25°C , f=1MHz)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input Capacitance	CIN	V I=0V	—	—	10	pF
Input/Output Capacitance	CI/O	VO=0V	—	—	10	pF

Note : This parameter is periodically sampled and not 100% tested.

DC Characteristics (1)(V_{CC}=3.0V±0.3V, T_a=-20 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input Leakage Current	I _{LI}	V _{IN} =0 to V _{CC}	-1.0	—	1.0	μA
Output Leakage Current	I _{LO}	$\overline{CE}_0=V_{IH}$, $\overline{CE}_s=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0 to V _{CC}	-1.0	—	1.0	μA
Output High Voltage	V _{OH}	I _{OH} =-500μA	V _{CC} -0.5	—	—	V
Output Low Voltage	V _{OL}	I _{OL} =2.1mA	—	—	0.4	V
Standby Power Supply Current	I _{CCS}	$\overline{CE}_0 \geq V_{CC}-0.2V$ $\overline{CE}_s \geq V_{CC}-0.2V$ V _{IN} =0 to V _{CC}	—	—	10	μA
	I _{CCS1}	$\overline{CE}_0=V_{IH}$ $\overline{CE}_s=V_{IH}$ V _{IN} =V _{IH} or V _{IL}	—	—	0.3	mA
Operating Power Supply Current	I _{CCA} (SRAM)	$\overline{CE}_0=V_{IH}$ $\overline{CE}_s=V_{IL}$ $\overline{OE}=V_{IH}$ V _{IN} =V _{IH} /V _{IL} T _{CYC} =100nS	—	—	35	mA
		$\overline{CE}_0 \geq V_{CC}-0.2V$ $\overline{CE}_s \leq 0.2V$ $\overline{OE} \geq V_{CC}-0.2V$ V _{IH} ≥ V _{CC} -0.2V V _{IL} ≤ 0.2V T _{CYC} =1μS	—	—	10	mA
	I _{CCA} * (OTP)	$\overline{CE}_0=V_{IL}$ $\overline{CE}_s=V_{IH}$ $\overline{OE}=V_{IH}$ V _{IN} =V _{IH} /V _{IL} T _{CYC} =100nS	—	—	35	mA
		$\overline{CE}_0 \leq 0.2V$ $\overline{CE}_s \geq V_{CC}-0.2V$ $\overline{OE} \geq V_{CC}-0.2V$ V _{IH} ≥ V _{CC} -0.2V V _{IL} ≤ 0.2V T _{CYC} =1μS	—	—	20	mA
VPP Power Supply Current	I _{PP}	V _{PP} =V _{CC}	—	—	10	μA

* Read Current

DC Characteristics (2)

(V_{CC}=3.3V±0.3V, T_a=-20 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input Leakage Current	I _{LI}	V _{IN} =0 to V _{CC}	-1.0	—	1.0	μA
Output Leakage Current	I _{LO}	$\overline{CE}_0=V_{IH}$, $\overline{CE}_s=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0 to V _{CC}	-1.0	—	1.0	μA
Output High Voltage	V _{OH}	I _{OH} =-500μA	V _{CC} -0.5	—	—	V
Output Low Voltage	V _{OL}	I _{OL} =2.1mA	—	—	0.4	V
Standby Power Supply Current	I _{CCS}	$\overline{CE}_0 \geq V_{CC}-0.2V$ $\overline{CE}_s \geq V_{CC}-0.2V$ V _{IN} =0 to V _{CC}	—	—	10	μA
	I _{CCS1}	$\overline{CE}_0=V_{IH}$ $\overline{CE}_s=V_{IH}$ V _{IN} =V _{IH} or V _{IL}	—	—	0.3	mA
Operating Power Supply Current	I _{CCA} (SRAM)	$\overline{CE}_0=V_{IH}$ $\overline{CE}_s=V_{IL}$ $\overline{OE}=V_{IH}$ V _{IN} =V _{IH} /V _{IL} T _{CYC} =80nS	—	—	40	mA
		$\overline{CE}_0 \geq V_{CC}-0.2V$ $\overline{CE}_s \leq 0.2V$ $\overline{OE} \geq V_{CC}-0.2V$ V _{IH} ≥ V _{CC} -0.2V V _{IL} ≤ 0.2V T _{CYC} =1μS	—	—	15	mA
	I _{CCA} * (OTP)	$\overline{CE}_0=V_{IL}$ $\overline{CE}_s=V_{IH}$ $\overline{OE}=V_{IH}$ V _{IN} =V _{IH} /V _{IL} T _{CYC} =80nS	—	—	40	mA
		$\overline{CE}_0 \leq 0.2V$ $\overline{CE}_s \geq V_{CC}-0.2V$ $\overline{OE} \geq V_{CC}-0.2V$ V _{IH} ≥ V _{CC} -0.2V V _{IL} ≤ 0.2V T _{CYC} =1μS	—	—	25	mA
V _{PP} Power Supply Current	I _{PP}	V _{PP} =V _{CC}	—	—	10	μA

* Read Current

SRAM AC Characteristics

SRAM Read Cycle (1)

(V_{CC}=3.0V±0.3V, T_a=-20 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Read Cycle Time	t _{RC}	—	100	—	nS
Address Access Time	t _{AA}	—	—	100	nS
$\overline{\text{CE}}$ s Access Time	t _{CO}	—	—	100	nS
$\overline{\text{OE}}$ Access Time	t _{OE}	—	—	50	nS
$\overline{\text{CE}}$ s to Output in Low-Z	t _{CLZ}	—	10	—	nS
$\overline{\text{OE}}$ to Output in Low-Z	t _{OLZ}	—	5	—	nS
Output Hold from Address Change	t _{OH}	—	10	—	nS
$\overline{\text{CE}}$ s to Output in High-Z	t _{CHZ}	—	—	35	nS
$\overline{\text{OE}}$ to Output in High-Z	t _{OHZ}	—	—	35	nS


SRAM Write Cycle (1)

(V_{CC}=3.0V±0.3V, T_a=-20 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Write Cycle Time	t _{WC}	—	100	—	nS
Address Setup Time	t _{AS}	—	0	—	nS
Write Pulse Width	t _{WP}	—	75	—	nS
Write Recovery Time	t _{WR}	—	0	—	nS
Data Setup Time	t _{DS}	—	40	—	nS
Data Hold Time	t _{DH}	—	0	—	nS
$\overline{\text{WE}}$ to Output in High-Z	t _{WHZ}	—	—	35	nS
$\overline{\text{CE}}$ s to End of Write	t _{CW}	—	90	—	nS
Address Valid to End of Write	t _{AW}	—	90	—	nS
Output Active from End of Write	t _{WLZ}	—	5	—	nS

Test Condition

Input Pulse Levels ----- 0.4V/2.4V
 Input Timing Reference Levels ----- 0.8V/2.0V
 Output Load ----- 50pF
 Output Timing Reference Levels ----- 0.8V/2.0V
 Input Rise and Fall Time ----- 5nS



SRAM Read Cycle (2)(V_{CC}=3.3V±0.3V, T_a=-20 to 70°C)


Parameter	Symbol	Condition	Min.	Max.	Unit
Read Cycle Time	t _{RC}	—	80	—	nS
Address Access Time	t _{AA}	—	—	80	nS
C _E s Access Time	t _{CO}	—	—	80	nS
$\overline{\text{OE}}$ Access Time	t _{OE}	—	—	40	nS
C _E s to Output in Low-Z	t _{CLZ}	—	10	—	nS
$\overline{\text{OE}}$ to Output in Low-Z	t _{OLZ}	—	5	—	nS
Output Hold from Address Change	t _{OH}	—	10	—	nS
C _E s to Output in High-Z	t _{CHZ}	—	—	30	nS
$\overline{\text{OE}}$ to Output in High-Z	t _{OHZ}	—	—	30	nS

SRAM Write Cycle (2)(V_{CC}=3.3V±0.3V, T_a=-20 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Write Cycle Time	t _{WC}	—	80	—	nS
Address Setup Time	t _{AS}	—	0	—	nS
Write Pulse Width	t _{WP}	—	60	—	nS
Write Recovery Time	t _{WR}	—	0	—	nS
Data Setup Time	t _{DS}	—	35	—	nS
Data Hold Time	t _{DH}	—	0	—	nS
$\overline{\text{WE}}$ to Output in High-Z	t _{WHZ}	—	—	30	nS
C _E s to End of Write	t _{CW}	—	70	—	nS
Address Valid to End of Write	t _{AW}	—	70	—	nS
Output Active from End of Write	t _{WLZ}	—	5	—	nS


Test Condition

Input Pulse Levels ----- 0.4V/2.4V
 Input Timing Reference Levels ----- 0.8V/2.0V
 Output Load ----- 50pF
 Output Timing Reference Levels ----- 0.8V/2.0V
 Input Rise and Fall Time ----- 5nS




SRAM Timing Diagrams

SRAM Read Cycle



- Notes :
1. A read cycle of SRAM occurs during the overlap of $\overline{CE}_o$ ="H", $\overline{CE}_s$ ="L", $\overline{OE}$ ="L" and $\overline{WE}$ ="H".
 2. t_{OHZ} , t_{CHZ} are specified by the time when DATA is floating , not defined by the output level.

SRAM Write Cycle




- Notes :
1. A write cycle of SRAM occurs during the overlap of $\overline{CE}_0="H"$, $\overline{CE}_s="L"$ and $\overline{WE}="L"$.
 2. $\overline{OE}$ may be either of "H" or "L" in the write cycle of SRAM.
 3. t_{AS} is specified from $\overline{CE}_s="L"$ or $\overline{WE}="L"$, whichever occurs last.
 4. t_{WP} is an overlap time of $\overline{CE}_s="L"$ and $\overline{WE}="L"$.
 5. t_{WR} , t_{DS} , t_{DH} are specified from $\overline{CE}_s="H"$ or $\overline{WE}="H"$, whichever occurs first.
 6. t_{WHZ} is specified by the time when DATA output is floating , not defined by the output level.
 7. When I/O pins are in the output mode , don't apply the inverted input signal to the output pins.

SRAM Data Retention Characteristics

(Ta=-20 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Data Retention Power Supply Voltage	V _{CCH}	$\overline{CE}_0 \geq V_{CC}-0.2V$ $\overline{CE}_s \geq V_{CC}-0.2V$ VIN=0 to VCC	1.5	—	—	V
Data Retention Power Supply Current	I _{CCH}	V _{CC} =1.5V $\overline{CE}_0 \geq V_{CC}-0.2V$ $\overline{CE}_s \geq V_{CC}-0.2V$ VIN=0 to VCC	—	—	3	μA
Chip Deselect to Data Retention Time	t _{CDR}	—	0	—	—	nS
Operation Recovery Time	t _R	—	5	—	—	mS



OTP AC Characteristics (1)**OTP Read Cycle (1)**(V_{CC}=3.0V±0.3V, T_a=-20 to 70°C)


Parameter	Symbol	Condition	Min.	Max.	Unit
Read Cycle Time	t _{RC}	—	100	—	nS
Address Access Time	t _{AA}	$\overline{CE_0} = \overline{OE} = V_{IL}$	—	100	nS
$\overline{CE_0}$ Access Time	t _{CO}	$\overline{OE} = V_{IL}$	—	100	nS
$\overline{OE}$ Access Time	t _{OE}	$\overline{CE_0} = V_{IL}$	—	50	nS
$\overline{CE_0}$ to Output in High-Z	t _{CHZ}	$\overline{OE} = V_{IL}$	0	40	nS
$\overline{OE}$ to Output in High-Z	t _{OHZ}	$\overline{CE_0} = V_{IL}$	0	35	nS
Output Hold from Address Change	t _{OH}	$\overline{CE_0} = \overline{OE} = V_{IL}$	0	—	nS

OTP Read Cycle (2)(V_{CC}=3.3V±0.3V, T_a=-20 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Read Cycle Time	t _{RC}	—	80	—	nS
Address Access Time	t _{AA}	$\overline{CE_0} = \overline{OE} = V_{IL}$	—	80	nS
$\overline{CE_0}$ Access Time	t _{CO}	$\overline{OE} = V_{IL}$	—	80	nS
$\overline{OE}$ Access Time	t _{OE}	$\overline{CE_0} = V_{IL}$	—	50	nS
$\overline{CE_0}$ to Output in High-Z	t _{CHZ}	$\overline{OE} = V_{IL}$	0	40	nS
$\overline{OE}$ to Output in High-Z	t _{OHZ}	$\overline{CE_0} = V_{IL}$	0	35	nS
Output Hold from Address Change	t _{OH}	$\overline{CE_0} = \overline{OE} = V_{IL}$	0	—	nS


Test Condition

Input Pulse Levels ----- 0.4V/2.4V
 Input Timing Reference Levels ----- 0.8V/2.0V
 Output Load ----- 50pF
 Output Timing Reference Levels ----- 0.8V/2.0V
 Input Rise and Fall Time ----- 5nS



OTP Timing Diagrams

OTP Read Cycle



- Notes : 1. A read cycle of OTP occurs during the overlap of $\overline{CE}_0$ ="L", $\overline{CE}_s$ ="H" and $\overline{OE}$ ="L".
 2. t_{OHZ} , t_{CHZ} are specified by the time when DATA is floating , not defined by the output level.

OTP DC Characteristics

OTP Programming Operation

($T_a=25^\circ\text{C}\pm 5^\circ\text{C}$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input Leakage Current	I_{LI}	$V_I=V_{CC}+0.5V$	—	—	10	μA
Program Power Supply Current	I_{PP2}	$\overline{CE}_0=V_{IL}$	—	—	50	mA
Power Supply Current	I_{CC}	—	—	—	50	mA
Input High Voltage	V_{IH}	—	3.0	—	$V_{CC}+0.5$	V
Input Low Voltage	V_{IL}	—	-0.5	—	0.8	V
Output High Voltage	V_{OH}	$I_{OH}=-500\mu A$	2.4	—	—	V
Output Low Voltage	V_{OL}	$I_{OL}=2.1mA$	—	—	0.45	V
Program Voltage	V_{PP}	—	9.5	9.75	10.0	V
VCC Voltage	V_{CC}	—	3.9	4.0	4.1	V


OTP AC Characteristics (2)

OTP Programming Operation

($V_{CC}=4.0V\pm0.1V$, $V_{PP}=9.75V\pm0.25V$, $T_a=25^{\circ}C\pm5^{\circ}C$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Address Setup Time	t_{AS}	—	2	—	—	μS
$\overline{OE}$ Setup Time	t_{OES}	—	2	—	—	μS
Data Setup Time	t_{DS}	—	2	—	—	μS
Address Hold Time	t_{AH}	—	0	—	—	μS
Data Hold Time	t_{DH}	—	2	—	—	μS
OE to Output in High-Z	t_{DFP}	—	0	—	130	nS
VPP Power Setup Time	t_{VS}	—	2	—	—	μS
Program Pulse Width	t_{PW}	—	9	10	11	μS
Data Valid from $\overline{OE}$	t_{OE}	—	—	—	150	nS

OTP Programming Waveform



Note : When OTP is programming mode , $\overline{CEs}$ should be "H" level.

Pin Check Function

Pin Check Function is to check contact between each device-pin and each socket-lead with EPROM programmer.

Setting up address as the following condition call the preprogrammed codes on device outputs.


$$(V_{CC}=3.3V\pm0.3V, \overline{CE_0}=V_{IL}, T_a=25^{\circ}C\pm5^{\circ}C)$$

A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A17	A18	A19	DATA
0	1	0	1	0	1	0	1	0	VH*	0	1	0	1	0	1	0	0	1	00
1	0	1	0	1	0	1	0	1	VH*	1	0	1	0	1	0	1	1	0	FF


* :VH=8V

OTP Programming / Verify Flow Chart

Programming



Verify



NOTICE

The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.

The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.

When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.

Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.

Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.

The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.

No part of the contents contained herein may be reprinted or reproduced without our prior permission.

All brand, company and product names are the trademarks or registered trademarks of their respective owners.

ADDRESSES & SEMICONDUCTOR WEB SITES

OKI Electric Industry Co., Ltd.,

Device Business Group,
10-3, Shibaura, 4-chome,
Minato-ku, Tokyo 108, Japan,
Tel.: +81-(0)3-5445-6327,
Fax.: +81-(0)3-5445-6328,
<http://www.oki.co.jp/OKI/DBG/english/index.htm>
(NOTE: URL is case sensitive)

OKI Semiconductor Group,

785 North Mary Avenue,
Sunnyvale, CA 94086, U.S.A.,
Tel.: +1-408-720-1900,
Fax.: +1-408-720-1918,
<http://www.okisemi.com/>

OKI Electric Europe GmbH,

Head Office Europe,
Hellersbergstrasse 2,
D-41460 Neuss, Germany,
Tel: +49-2131-15960,
Fax: +49-2131-103539,
<http://www.oki-europe.de/>

OKI Electronics (Hong Kong) Ltd.,

Suite 1901-1&19, Tower 3,
China Hong Kong City,
33 Canton Road, Tsimshatsui,
Kowloon, Hong Kong,
Tel.: +852-2-736-2336,
Fax.: +852-2-736-2395

OKI Semiconductor (Asia) Pte. Ltd.,

78 Shenton Way 09-01,
Singapore 0207,
Tel.: +65-221-3722,
Fax.: +65-323-5376

OKI Semiconductor (Asia) Pte. Ltd.,

Taipei Branch,
7th Fl. No.260, Tun Hwa North Road,
Taipei, Taiwan, R.O.C.,
Sumitomo-Flysun Building,
Tel.: +886-2-2719-2561,
Fax.: +886-2-2715-2892
<http://www.oki.net.tw/>

For further information, please contact:

OKI

People To People Technology