



SBAS289 - JUNE 2003

# Precision Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) with 8051 Microcontroller and Flash Memory

# **FEATURES**

## **ANALOG FEATURES**

- 24-BITS NO MISSING CODES
- 22-BITS EFFECTIVE RESOLUTION AT 10Hz Low Noise: 75nV
- PGA FROM 1 TO 128
- PRECISION ON-CHIP VOLTAGE REFERENCE:

Accuracy: 0.2% Drift: 5ppm/°C

- 8 DIFFERENTIAL/SINGLE-ENDED CHANNELS
- ON-CHIP OFFSET/GAIN CALIBRATION
- OFFSET DRIFT: 0.02ppm/°C
- GAIN DRIFT: 0.5ppm/°C
- ON-CHIP TEMPERATURE SENSOR
- SELECTABLE BUFFER INPUT
- BURNOUT DETECT
- 8-BIT CURRENT DAC

#### **DIGITAL FEATURES**

#### **Microcontroller Core**

- 8051 COMPATIBLE
- HIGH SPEED CORE:4 Clocks per Instruction Cycle
- DC TO 33MHz
- ON-CHIP OSCILLATOR
- PLL WITH 32kHz CAPABILITY
- SINGLE INSTRUCTION 121ns
- DUAL DATA POINTER

## Memory

- UP TO 8kB FLASH DATA MEMORY
- FLASH MEMORY PARTITIONING
- ENDURANCE 1M ERASE/WRITE CYCLES, 100 YEAR DATA RETENTION
- IN-SYSTEM SERIALLY PROGRAMMABLE
- FLASH MEMORY SECURITY
- 1kB BOOT ROM
- PROGRAMMABLE WAIT STATE CONTROL

# **Peripheral Features**

- 16 I/O PINS
- ADDITIONAL 32-BIT ACCUMULATOR
- TWO 16-BIT TIMER/COUNTERS
- SYSTEM TIMERS
- PROGRAMMABLE WATCHDOG TIMER
- FULL DUPLEX UART
- BASIC SPI<sup>™</sup>
- BASIC I<sup>2</sup>C™
- POWER MANAGEMENT CONTROL
- INTERNAL CLOCK DIVIDER
- IDLE MODE CURRENT < 200µA
- STOP MODE CURRENT < 100nA</li>
- PROGRAMMABLE BROWNOUT RESET
- PROGRAMMABLE LOW VOLTAGE DETECT
- 20 INTERRUPT SOURCES

#### **GENERAL FEATURES**

- PACKAGE: TQFP-48
- LOW POWER: 4mW
- INDUSTRIAL TEMPERATURE RANGE: -40°C to +85°C
- POWER SUPPLY: 2.7V to 5.25V

# **APPLICATIONS**

- INDUSTRIAL PROCESS CONTROL
- INSTRUMENTATION
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS
- SMART TRANSMITTERS
- PORTABLE INSTRUMENTS
- WEIGH SCALES
- PRESSURE TRANSDUCERS
- INTELLIGENT SENSORS
- PORTABLE APPLICATIONS
- DAS SYSTEMS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### PACKAGE/ORDERING INFORMATION

PRODUCT	FLASH MEMORY	PACKAGE-LEAD	PACKAGE DESIGNATOR <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
MSC1200Y2 MSC1200Y2	ı	TQFP-48	PFB "	-40°C to +85°C	MSC1200Y2	MSC1200Y2PFBT MSC1200Y2PFBR	Tape and Reel, 250 Tape and Reel, 2000
MSC1200Y3 MSC1200Y3	1	TQFP-48	PFB "	–40°C to +85°C	MSC1200Y3	MSC1200Y3PFBT MSC1200Y3PFBR	Tape and Reel, 250 Tape and Reel, 2000

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com/msc.

## **ABSOLUTE MAXIMUM RATINGS**(1)

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Analog Inputs	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Current 100mA	, Momentary
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Voltage AGND – 0.5V to	$AV_{DD} + 0.5V$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Power Supply	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DV <sub>DD</sub> to DGND	0.3V to 6V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	AV <sub>DD</sub> to AGND	0.3V to 6V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	AGND to DGND0	.3V to +0.3V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	V <sub>REF</sub> to AGND0.3V to	$AV_{DD} + 0.3V$
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Digital Input Voltage to DGND0.3V to	$DV_{DD} + 0.3V$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Digital Output Voltage to DGND0.3V to	$DV_{DD} + 0.3V$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Maximum Junction Temperature	+150°C
	Operating Temperature Range40	0°C to +85°C
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Storage Temperature Range65°	°C to +150°C
Output Current All Pins	Lead Temperature (soldering, 10s)	+300°C
Output Pin Short Circuit	Package Power Dissipation	822mW
$\label{eq:thm:problem} Thermal \ Resistance, \ Junction-to-Ambient \ (\theta_{JA}) \qquad \qquad 73^{\circ}\text{C/W} $ $\ Thermal \ Resistance, \ Junction-to-Case \ (\theta_{JC}) \qquad \qquad 12.8^{\circ}\text{C/W} $ $\ Digital \ Outputs \qquad \qquad 100\text{mA}, \ Continuous \ I/O \ Source/Sink \ Current \qquad \qquad 100\text{mA}$	•	
$\label{eq:continuous} Thermal Resistance, Junction-to-Case ($\theta_{\rm JC}$)$	Output Pin Short Circuit	10s
Digital Outputs Output Current		
Output Current		12.8°C/W
I/O Source/Sink Current	•	
	·	
Power Pin Maximum		
	Power Pin Maximum	300mA

NOTE: (1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **MSC1200Yx FAMILY FEATURES**

FEATURES <sup>(1)</sup>	MSC1200Y2 <sup>(2)</sup>	MSC1200Y3 <sup>(2)</sup>
Flash Program Memory (Bytes)	Up to 4k	Up to 8k
Flash Data Memory (Bytes)	Up to 4k	Up to 8k
Internal Scratchpad RAM (Bytes)	128	128

NOTES: (1) All peripheral features are the same on all devices; the flash memory size is the only difference. (2) The last digit of the part number (N) represents the onboard flash size =  $(2^N)$ kBytes.

# **ELECTRICAL CHARACTERISTICS:** AV<sub>DD</sub> = 5V

All specifications from  $T_{MIN}$  to  $T_{MAX}$ ,  $DV_{DD}$  = +2.7V to 5.25V,  $f_{MOD}$  = 15.625kHz, PGA = 1, Buffer ON,  $f_{DATA}$  = 10Hz, Bipolar, and  $V_{REF}$   $\equiv$  (REF IN+) - (REF IN-) = +2.5V, unless otherwise noted.

			MSC1200Yx		
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
ANALOG INPUT (AINO-AIN7, AINCOM)					
Analog Input Range	Buffer OFF	AGND - 0.1		$AV_{DD} + 0.1$	V
	Buffer ON	AGND + 50mV		AV <sub>DD</sub> – 1.5	V
Full-Scale Input Voltage Range	(In+) – (In–) See Figure 4			±V <sub>REF</sub> /PGA	V
Differential Input Impedance	Buffer OFF		5/PGA		ΜΩ
Input Current	Buffer ON		0.5		nA
Bandwidth					
Fast Settling Filter	–3dB		0.469 • f <sub>DATA</sub>		
Sinc <sup>2</sup> Filter	–3dB		0.318 • f <sub>DATA</sub>		
Sinc <sup>3</sup> Filter	–3dB		0.262 • f <sub>DATA</sub>		
Programmable Gain Amplifier	User-Selectable Gain Ranges	1		128	
Input Capacitance	Buffer ON		4		pF
Input Leakage Current	Multiplexer Channel Off, T = +25°C		0.5		pА
Burnout Current Sources	Sensor Input Open Circuit		±2		μΑ
ADC OFFSET DAC					
Offset DAC Range			±V <sub>RFF</sub> /(2 • PGA)		V
Offset DAC Monotonicity		8	,		Bits
Offset DAC Gain Error			±1.5		% of Range
Offset DAC Gain Error Drift			1		ppm/°C



# ELECTRICAL CHARACTERISTICS: AV<sub>DD</sub> = 5V (Cont.)

All specifications from  $T_{MIN}$  to  $T_{MAX}$ ,  $DV_{DD}$  = +2.7V to 5.25V,  $f_{MOD}$  = 15.625kHz, PGA = 1, Buffer ON,  $f_{DATA}$  = 10Hz, Bipolar, and  $V_{REF}$   $\equiv$  (REF IN+) - (REF IN-) = +2.5V, unless otherwise noted.

			MSC1200Yx		
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
SYSTEM PERFORMANCE					
Resolution		24			Bits
ENOB			22		Bits
Output Noise		See	Typical Characte	eristics	
No Missing Codes	Sinc <sup>3</sup> Filter	24	1	I	Bits
Integral Nonlinearity	End Point Fit, Differential Input			±0.0015	%FSR
Offset Error	After Calibration		7.5		ppm of FS
Offset Drift <sup>(1)</sup>	Before Calibration		0.02		ppm of FS/°C
Gain Error <sup>(2)</sup>	After Calibration		0.005		%
Gain Error Drift <sup>(1)</sup>	Before Calibration		0.5		ppm/°C
System Gain Calibration Range		80		120	% of FS
System Offset Calibration Range		-50		50	% of FS
Common-Mode Rejection	At DC	100	115		dB
	$f_{CM} = 60Hz$ , $f_{DATA} = 10Hz$		130		dB
	$f_{CM} = 50Hz$ , $f_{DATA} = 50Hz$		120		dB
	$f_{CM} = 60Hz$ , $f_{DATA} = 60Hz$		120		dB
Normal Mode Rejection	$f_{SIG} = 50Hz$ , $f_{DATA} = 50Hz$		100	1	dB
	$f_{SIG} = 60Hz$ , $f_{DATA} = 60Hz$		100		dB
Power-Supply Rejection	At DC, dB = $-20\log(\Delta V_{OUT}/\Delta V_{DD})^{(3)}$		88		dB
VOLTAGE REFERENCE INPUTS					
Reference Input Range	REF IN+, REF IN-	0.0		AV <sub>DD</sub> <sup>(2)</sup>	V
ADC V <sub>REF</sub>	$V_{RFF} \equiv (REF IN+) - (REF IN-)$	0.3	2.5	AV <sub>DD</sub>	V
Common-Mode Rejection	At DC		110		dB
Input Current <sup>(4)</sup>	V <sub>REF</sub> = 2.5V, ADC Only		10		μА
DAC Reference Current	For Each DAC, 5V Reference		25		μA
ON-CHIP VOLTAGE REFERENCE					
Output Voltage	VREFH = 1 at +25°C, PGA = 1, 2, 4, 8	2.495	2.5	2.505	V
output voltago	VREFH = 0	2.100	1.25	2.000	v
Power-Supply Rejection Ratio	VILETTI = 0		65		dB
Short-Circuit Current Source			8		mA
Short-Circuit Current Sink			50		μΑ
Short-Circuit Duration	Sink or Source		Indefinite		, ,
Drift			5		ppm/°C
Output Impedance	Sourcing 100μA		3		Ω
Startup Time from Power ON	$C_{REFOUT} = 0.1 \mu F$		8		ms
Temperature Sensor	- KEI OOT - P				
Temperature Sensor Voltage	T = +25°C		115		mV
Temperature Sensor Coefficient			375		μV/°C
IDAC OUTPUT CHARACTERISTICS					
Full-Scale Output Current	Maximum V <sub>REF</sub> = 2.5V		25		mA
Maximum Short-Circuit Current Duration	Waximum VREF = 2.0V		Indefinite		1117
Compliance Voltage			AV <sub>DD</sub> – 1.5		V
Relative Accuracy	Over Full Range		0.185	1	% of FSR
Zero Code Error	Over I ull Italiye		0.165	1	% of FSR
Full-Scale Error			-0.4	1	% of FSR
Gain Error			-0.4 -0.6		% of FSR
	,		- 5.0		13 31 . 31
ANALOG POWER-SUPPLY REQUIREMENTS	1	4.75		5.25	V
Power-Supply Voltage	Apploa OFF PDAD = 1	4./5	_ 1	5.25	1
Analog Current I <sub>ADC</sub> + I <sub>VR</sub>			< 1	1	nA 
ADC Current I <sub>AI</sub>			200	1	μΑ
	PGA = 128, Buffer OFF		500	1	μA 
	PGA = 1, Buffer ON		240	1	μΑ
VDAC Current	PGA = 128, Buffer ON		850	1	μΑ
VDAC Current I <sub>VD</sub>			250 250		μΑ
V <sub>REF</sub> Supply Current I <sub>VR</sub>	ADC ON, V <sub>DAC</sub> OFF				μΑ

NOTES: (1) Calibration can minimize these errors. (2) The gain calibration cannot have a REF IN+ of more than  $AV_{DD} - 1.5V$  with buffer ON. To calibrate gain, turn buffer off. (3)  $DV_{OUT}$  is change in digital result. (4) 12pF switched capacitor at  $f_{SAMP}$  clock frequency.

# **ELECTRICAL CHARACTERISTICS:** AV<sub>DD</sub> = 3V

All specifications from  $T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD}$  = +3V,  $DV_{DD}$  = +2.7V to 5.25V,  $f_{MOD}$  = 15.625kHz, PGA = 1, Buffer ON,  $f_{DATA}$  = 10Hz, Bipolar, and  $V_{REF}$   $\equiv$  (REF IN+) - (REF IN-) = +1.25V, unless otherwise noted.

			]		
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
ANALOG INPUT (AIN0-AIN7, AINCOM) Analog Input Range	Buffer OFF Buffer ON	AGND - 0.1 AGND + 50mV		AV <sub>DD</sub> + 0.1 AV <sub>DD</sub> - 1.5	V
Full-Scale Input Voltage Range Differential Input Impedance Input Current	(In+) – (In–) See Figure 4 Buffer OFF Buffer ON		5/PGA 0.5	±V <sub>REF</sub> /PGA	V MΩ nA
Bandwidth Fast Settling Filter Sinc <sup>2</sup> Filter Sinc <sup>3</sup> Filter Programmable Gain Amplifier	−3dB −3dB −3dB User-Selectable Gain Ranges	1	0.469 • f <sub>DATA</sub> 0.318 • f <sub>DATA</sub> 0.262 • f <sub>DATA</sub>	128	
Input Capacitance Input Leakage Current Burnout Current Sources	Buffer On Multiplexer Channel Off, T = +25°C Sensor Input Open Circuit		4 0.5 ±2		pF pA μA
ADC OFFSET DAC Offset DAC Range Offset DAC Monotonicity Offset DAC Gain Error Offset DAC Gain Error Drift		8	±V <sub>REF</sub> /(2 • PGA) ±1.5 1		V Bits % of Range ppm/°C
SYSTEM PERFORMANCE Resolution ENOB		24	22	viation	Bits Bits
Output Noise  No Missing Codes  Integral Nonlinearity  Offset Error  Offset Drift(1)  Gain Error(2)	Sinc <sup>3</sup> Filter End Point Fit, Differential Input After Calibration Before Calibration After Calibration	24 24	7.5 0.02 0.005	±0.0015	Bits %FSR ppm of FS ppm of FS/°
Gain Error Drift <sup>(1)</sup> System Gain Calibration Range System Offset Calibration Range Common-Mode Rejection	Before Calibration  At DC $f_{CM} = 60Hz$ , $f_{DATA} = 10Hz$ $f_{CM} = 50Hz$ , $f_{DATA} = 50Hz$ $f_{CM} = 60Hz$ , $f_{DATA} = 60Hz$	80 -50 100	1.0 115 130 120 120	120 50	ppm/°C % of FS % of FS dB dB dB
Normal Mode Rejection  Power-Supply Rejection	$f_{SIG} = 50Hz$ , $f_{DATA} = 50Hz$ $f_{SIG} = 60Hz$ , $f_{DATA} = 60Hz$ At DC, dB = $-20log(DV_{OUT}/DV_{DD})^{(3)}$		100 100 85		dB dB dB
VOLTAGE REFERENCE INPUTS Reference Input Range ADC V <sub>REF</sub> Common-Mode Rejection Input Current <sup>(4)</sup> DAC Reference Current	REF IN+, REF IN– $V_{REF} \equiv (REF \mid N+) - (REF \mid N-)$ At DC $V_{REF} = 1.25V, ADC Only$ For each DAC, 3V Reference	0.0 0.3	1.25 110 10 25	AV <sub>DD</sub> <sup>(2)</sup> AV <sub>DD</sub>	V V dB μA μA
ON-CHIP VOLTAGE REFERENCE Output Voltage Power-Supply Rejection Ratio Short-Circuit Current Source Short-Circuit Current Sink	VREFH = 0 at +25°C, PGA = 1, 2, 4, 8	1.245	1.25 65 2.6 50	1.255	V dB mA μA
Short-Circuit Duration Drift Output Impedance Startup Time from Power ON	Sink or Source Sourcing 100μA C <sub>REFOUT</sub> = 0.1μF		Indefinite 5 3 8		ppm/°C Ω ms
Temperature Sensor Temperature Sensor Voltage Temperature Sensor Coefficient	T = +25°C		115 375		mV μV/°C
IDAC OUTPUT CHARACTERISTICS Full-Scale Output Current Maximum Short-Circuit Current Duration Compliance Voltage	Maximum V <sub>REF</sub> = 2.5V		25 Indefinite AV <sub>DD</sub> – 1.5		mA
Relative Accuracy Zero Code Error Full-Scale Error Gain Error	Over Full Range		0.185 0.5 -0.4 -0.6		% of FSR % of FSR % of FSR % of FSR



# PRODUCT PREVIEW

# ELECTRICAL CHARACTERISTICS: AV<sub>DD</sub> = 3V (Cont.)

All specifications from  $T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +3V$ ,  $DV_{DD} = +2.7V$  to 5.25V,  $f_{MOD} = 15.625$ kHz, PGA = 1, Buffer ON,  $f_{DATA} = 10$ Hz, and Bipolar,  $V_{REF} = (REF \ IN+) - (REF \ IN-) = +1.25V$ , unless otherwise noted.

				MSC1200Yx		
PARAMETER		CONDITION	MIN	MIN TYP MAX		UNITS
POWER-SUPPLY REQUIR	EMENTS					
Power-Supply Voltage		$AV_DD$	2.7		3.6	V
Analog Current	I <sub>ADC</sub> + I <sub>VREF</sub>	Analog OFF, PDAD = 1		< 1		nA
ADC Current	I <sub>ADC</sub>	PGA = 1, Buffer OFF		200		μΑ
		PGA = 128, Buffer OFF		500		μΑ
		PGA = 1, Buffer ON		240		μΑ
		PGA = 128, Buffer ON		850		μΑ
VDAC Current	I <sub>VDAC</sub>	Excluding Load Current External Reference		250		μΑ
V <sub>REF</sub> Current	I <sub>VREF</sub>			250		μΑ

NOTES: (1) Calibration can minimize these errors. (2) The gain calibration cannot have a REF IN+ of more than  $AV_{DD} - 1.5V$  with buffer ON. To calibrate gain, turn buffer off. (3)  $DV_{OUT}$  is change in digital result. (4) 12pF switched capacitor at  $f_{SAMP}$  clock frequency.

# DIGITAL CHARACTERISTICS: $DV_{DD} = 2.7V$ to 5.25V

All specifications from  $T_{\mbox{\scriptsize MIN}}$  to  $T_{\mbox{\scriptsize MAX}},$  unless otherwise specified.

			MSC1200Yx			
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS	
POWER-SUPPLY REQUIREMENTS						
	$DV_DD$	2.7		3.6	V	
	Normal Mode, f <sub>OSC</sub> = 1MHz		1.3		mA	
	Normal Mode, $f_{OSC} = 8MHz$		6		mA	
	Stop Mode		100		nA	
	$DV_DD$	4.75		5.25	V	
	Normal Mode, f <sub>OSC</sub> = 1MHz		2.2		mA	
	Normal Mode, $f_{OSC} = 8MHz$		14		mA	
	Stop Mode		100		nA	
DIGITAL INPUT/OUTPUT (CMOS)						
Logic Level: V <sub>IH</sub> (except XIN pin)		0.6 • DV <sub>DD</sub>		DV <sub>DD</sub>	V	
V <sub>II</sub> (except XIN pin)		DGND		0.2 • DV <sub>DD</sub>	V	
Ports 1 and 3, Input Leakage Current, Input Mode	$V_{IH} = DV_{DD}$ or $V_{IH} = 0V$	-10	0	+10	μΑ	
Pin XIN Input Leakage Current			0		μΑ	
V <sub>OL</sub> , Ports 1 and 3, All Output Modes	$I_{OL} = 1mA$	DGND		0.4	V	
V <sub>OL</sub> , Ports 1 and 3, All Output Modes	$I_{OL} = 30 \text{mA}, 3V (20 \text{mA})$		1.5		V	
V <sub>OH</sub> , Ports 1 and 3, Strong Drive Output	$I_{OH} = 1mA$	$DV_{DD} - 0.4$	$DV_{DD} - 0.1$	$DV_DD$	V	
V <sub>OH</sub> , Ports 1 and 3, Strong Drive Output	$I_{OH} = 30 \text{mA}, 3V (20 \text{mA})$		DV <sub>DD</sub> - 1.5		V	
Ports 1 and 3 Pull-Up Resistors			9		kΩ	
Pin Pull-Up Resistors	Flash Programming Mode Only		9		kΩ	
Pin RST, Pull-Down Resistor			200		kΩ	

# FLASH MEMORY CHARACTERISTICS: $DV_{DD} = 2.7V$ to 5.25V

 $t_{USEC} = 1\mu s$ ,  $t_{MSEC} = 1ms$ 

			MSC1200Yx	(	
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Flash Memory Endurance		100,000	1,000,000		cycles
Flash Memory Data Retention		100			Years
Mass and Page Erase Time	Set with FER Value in FTCON	10			ms
Flash Memory Write Time	Set with FWR Value in FTCON	30		40	μs

# AC ELECTRICAL CHARACTERISTICS(1)(2): DV<sub>DD</sub> = 2.7V to 5.25V

			2.7V to	3.6V	4.75V t	o 5.25V	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNITS
System Clock							
f <sub>OSC</sub> (3)	Α	External Crystal Frequency (f <sub>OSC</sub> )	1	16	1	33	MHz
1/t <sub>OSC</sub> <sup>(3)</sup>	Α	External Clock Frequency (f <sub>OSC</sub> )	0	16	1	33	MHz
f <sub>OSC</sub> (3)	Α	External Ceramic Resonator Frequency (f <sub>OSC</sub> )	1	12	1	12	MHz
External Clock							
t <sub>HIGH</sub>	Α	HIGH Time(4)	15		10		ns
$t_{LOW}$	Α	LOW Time <sup>(4)</sup>	15		10		ns
$t_R$	Α	Rise Time <sup>(4)</sup>		5		5	ns
$t_{F}$	Α	Fall Time <sup>(4)</sup>		5		5	ns

NOTES: (1) Parameters are valid over operating temperature range, unless otherwise specified. (2) Load capacitance for outputs = 80pF. (3) t<sub>CLK</sub> = 1/f<sub>OSC</sub> = one oscillator clock period for clock divider = 1. (4) These values are characterized but not 100% production tested.

# **EXPLANATION OF THE AC SYMBOLS**

Each Timing Symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designators are:

C-Clock

D-Input Data

H-Logic Level HIGH

I-Instruction (program memory contents)

L-Logic Level LOW

Q-Output Data

t-Time

V—Valid

X-No Longer a Valid Logic Level

Examples: (1)  $t_{AVLL}$  = Time for address valid to ALE LOW. (2)  $t_{LLPL}$  = Time for




FIGURE A. External Clock Drive CLK.





FIGURE B. Serial Flash Programming Power-On Timing.

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>RW</sub>	RST width	2 t <sub>OSC</sub>	_	ns
t <sub>RRD</sub>	RST rise to P1.0 internal pull high	_	5	μs
t <sub>RFD</sub>	RST falling to p1.0 start	_	$(2^{17} + 512) t_{OSC}$	ns
t <sub>RS</sub>	Input signal to RST falling setup time	tosc	_	ns
t <sub>RH</sub>	RST falling to input signal hold time	$(2^{17} + 512) t_{OSC}$	_	ns







# **PIN DESCRIPTIONS**


PIN #	NAME	DESCRIPTION			
1,6,7,16,25,47	NC	No Connection			
2	XIN	The crystal oscillator pin XIN input if there is an external of			cut crystals and ceramic resonators. XIN can also be al.
3	XOUT	The crystal oscillator pin XOU output of the crystal amplifier		parallel resonant A	T cut crystals and ceramic resonators. XOUT serves as
4, 33, 34, 48	DGND	Digital Ground			
5	RST	A HIGH on the reset input for	or two t <sub>OSC</sub> p	periods will reset th	e device.
8	PLL CAP				
9	AV <sub>DD</sub>	Analog Power Supply			
10, 11	AGND	Analog Ground			
12	AINCOM	Analog Common for Single-E	Ended Inputs	3	
13	IDAC	IDAC Output			
14	REFOUT/REF IN+	Voltage Reference Output/ V	oltage Refe	rence Positive Inpu	ıt
15	REF IN-	Voltage Reference Negative	Input		
17	AIN7	Analog Input Channel 7			
18	AIN6	Analog Input Channel 6			
19	AIN5	Analog Input Channel 5			
20	AIN4	Analog Input Channel 4			
21	AIN3	Analog Input Channel 3			
22	AIN2	Analog Input Channel 2			
23	AIN1	Analog Input Channel 1			
24	AIN0	Analog Input Channel 0			
26-32, 37	P1.0-P1.7	Port 1 is a bidirectional I/O p Port 1—Alternate Functions:	oort. The alte	ernate functions for	Port 1 are listed below.
			PORT	ALTERNATE	MODE
			P1.0	N/A	
			P1.1	N/A	
			P1.2	DOUT	Serial Data Out
			P1.3 P1.4	DIN INT2	Serial Data In External Interrupt 2
			P1.4 P1.5	INT3	External Interrupt 3
			P1.6	INT4	External Interrupt 4
			P1.7	N/A	·
38-45	P3.0-P3.7	Port 3 is a bidirectional I/O p	ort. The alte	ernate functions for	Port 3 are listed below.
		Port 3—Alternate Functions:			
			PORT	ALTERNATE	MODE
			P3.0	RxD0	Serial Port 0 Input
			P3.1	TxD0	Serial Port 0 Output
			P3.2	ĪNT0	External Interrupt 0
			P3.3	ĪNT1	External Interrupt 1
			P3.4	ТО	Timer 0 External Input
			P3.5	T1	Timer 1 External Input
			P3.6	SCK	SCK
			P3.7	N/A	
35 36 46	DVpp	Digital Power Supply			

			PORT	ALTERNATE	MODE
			P3.0	RxD0	Serial Port 0 Input
			P3.1	TxD0	Serial Port 0 Output
			P3.2	ĪNT0	External Interrupt 0
			P3.3	ĪNT1	External Interrupt 1
			P3.4	T0	Timer 0 External Input
			P3.5	T1	Timer 1 External Input
			P3.6	SCK	SCK
			P3.7	N/A	
35, 36, 46	$DV_DD$	Digital Power Supply			



# PFB (S-PQFP-G48)

## PLASTIC QUAD FLATPACK




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

# PFB (S-PQFP-G48)

# PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated