2.5V/3.3V SiGe Differential **CML Receiver/Driver**

The NBSG16M is a differential current mode logic (CML) receiver/driver. The device is functionally equivalent to the EP16. LVEP16, or SG16 devices with CML output structure and lower EMI capabilities.

Inputs incorporate internal 50 Ω termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. The CML output structure contains internal 50 Ω source termination resistor to V_{CC}. The device generates 400 mV output amplitude with 50 Ω receiver resistor to V_{CC} .

The V_{BB} pin is internally generated voltage supply available to this device only. For all single-ended input conditions, the unused complementary differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} output should be left open.

- Maximum Input Clock Frequency > 10 GHz Typical
- Maximum Input Data Rate > 10 Gb/s Typical
- 120 ps Typical Propagation Delay
- 35 ps Typical Rise and Fall Times
- Positive CML Output with Operating Range: $V_{CC} = 2.375 \text{ V}$ to 3.465 V with $V_{EE} = 0 \text{ V}$
- Negative CML Output with RSNECL or NECL Inputs with Operating Range: $V_{CC} = 0 \text{ V}$ with $V_{EE} = -2.375 \text{ V}$ to -3.465 V
- CML Output Level; 400 mV Peak-to-Peak Output with 50 Ω Receiver Resistor to V_{CC}
- 50 Ω Internal Input and Output Termination Resistors
- Compatible with Existing 2.5 V/3.3 V LVEP, EP, LVEL and SG Devices
- V_{BB} Reference Voltage Output



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM*



MN SUFFIX CASE 485G

TBD **ALYW**

A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week

ORDERING INFORMATION

Device	Package	Shipping†
NBSG16MMN	3x3 mm QFN-16	123 Units / Rail
NBSG16MMNR2	3x3 mm QFN-16	3000/Tape & Reel

[†]For additional tape and reel information, refer to Brochure BRD8011/D.

^{*}For additional marking information, refer to Application Note AND8002/D.




Figure 1. QFN-16 Pinout (Top View)

Table 1. PIN DESCRIPTION

Pin	Name	I/O	Description
1	$\overline{V_{TD}}$	-	Internal 50 Ω Termination Pin. See Table 2. (Note 3)
2	D	LVDS, CML, ECL, LVTTL, LVCMOS Input	Inverted Differential Input (Note 3)
3	D	LVDS, CML, ECL, LVTTL, LVCMOS Input	Noninverted Differential Input. (Note 3)
4	V_{TD}	-	Internal 50 Ω Termination Pin. See Table 2. (Note 3)
5	V _{CC}	-	Positive Supply Voltage. All $V_{\rm CC}$ pins must be externally connected to Power Supply to guarantee proper operation.
6	NC	-	No Connect (Note 1)
7	V _{EE}	-	Negative Supply Voltage. All V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.
8	V _{EE}	-	Negative Supply Voltage. All V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.
9	V _{CC}	-	Positive Supply Voltage. All $V_{\rm CC}$ pins must be externally connected to Power Supply to guarantee proper operation.
10	Q	CML Output	Noninverted CML Differential Output with Internal 50 Ω Source Termination Resistor. (Note 2)
11	Q	CML Output	Inverted CML Differential Output with Internal 50 Ω Source Termination Resistor. (Note 2)
12	V _{CC}	-	Positive Supply Voltage. All $V_{\rm CC}$ pins must be externally connected to Power Supply to guarantee proper operation.
13	V _{EE}	-	Negative Supply Voltage. All V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.
14	V _{EE}	-	Negative Supply Voltage. All V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.
15	V_{BB}	-	ECL Reference Output Voltage
16	V _{CC}	-	Positive Supply Voltage. All $V_{\rm CC}$ pins must be externally connected to Power Supply to guarantee proper operation.
-	EP	-	Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a heat–sinking conduit.

- The NC pins are electrically connected to the die and MUST be left open.
- CML outputs require 50 Ω receiver termination resistor to V_{CC} for proper operation.
 In the differential configuration when the input termination pin (V_{TD}, V_{TD}) are connected to a common termination voltage, and if no signal is applied then the device will be susceptible to self–oscillation.




Figure 2. Logic Diagram

Figure 3. CML Output Structure

Table 2. Interfacing Options

INTERFACING OPTIONS	CONNECTIONS
CML	Connect VTD and VTD to V _{CC}
LVDS	Connect VTD and VTD together
AC-COUPLED	Bias VTD and VTD Inputs within (V _{IHCMR}) Common Mode Range
RSECL, PECL, NECL	Standard ECL Termination Techniques
LVTTL, LVCMOS	An external voltage should be applied to the unused complimentary differential input. Nominal voltage 1.5 V for LVTTL and V _{CC} /2 for LVCMOS inputs.

Table 3. ATTRIBUTES

Charac	Value							
ESD Protection	> 1 kV > 100 V > 4 kV							
Moisture Sensitivity (Note 4)		Level 1						
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in						
Transistor Count		145						
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test								

^{4.} For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

Table 4. MAXIMUM RATINGS (Note 5)

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit s
V _{CC}	Positive Power Supply	V _{EE} = 0 V		3.6	V
V _{EE}	Negative Power Supply	V _{CC} = 0 V		-3.6	V
VI	Positive Input Negative Input	V _{EE} = 0 V V _{CC} = 0 V	$V_{I} \leq V_{CC}$ $V_{I} \geq V_{EE}$	3.6 -3.6	V V
V _{INPP}	Differential Input Voltage D − D	$\begin{array}{c} V_{CC} - V_{EE} \geq 2.8 \text{ V} \\ V_{CC} - V_{EE} < 2.8 \text{ V} \end{array}$		2.8 V _{CC} – V _{EE}	V
I _{IN}	Input Current Through R_T (50 Ω Resistor)	Static Surge		45 80	mA mA
l _{out}	Output Current	Continuous Surge		25 50	mA mA
I _{BB}	V _{BB} Sink/Source			1	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction–to–Ambient) (Note 6)	0 LFPM 500 LFPM	16 QFN 16 QFN	42 35	°C/W °C/W
θ JC	Thermal Resistance (Junction-to-Case)	1S2P (Note 6)	16 QFN	4.0	°C/W
T _{sol}	Wave Solder	< 15 sec.		225	°C

^{5.} Maximum Ratings are those values beyond which device damage may occur.

Table 5. DC CHARACTERISTICS, POSITIVE CML OUTPUT $V_{CC} = 2.5 \text{ V}$; $V_{EE} = 0 \text{ V}$ (Note 7)

			-40°C		25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{CC}	Positive Power Supply Current	37	43	51	37	43	51	37	43	51	mA
V _{OH}	Output HIGH Voltage (Note 8)	V _{CC} - 40	V _{CC} -	V _{CC}	V _{CC} – 40	V _{CC} -	V _{CC}	V _{CC} - 40	V _{CC} -	V _{CC}	mV
V _{OL}	Output LOW Voltage (Note 7)		V _{CC} - 400	V _{CC} -		V _{CC} - 400	V _{CC} - 330		V _{CC} - 400	V _{CC} - 330	mV
V _{IH}	Input HIGH Voltage (Single Ended) (Note 9)	V _{EE} + 1.275	V _{CC} - 1.0*	V _{CC}	V _{EE} + 1.275	V _{CC} - 1.0*	V _{CC}	V _{EE} + 1275	V _{CC} – 1.0*	V _{CC}	V
V _{IL}	Input LOW Voltage (Single Ended) (Note 9)	V _{EE}	V _{CC} – 1.4*	V _{IH} - 0.150	V _{EE}	V _{CC} - 1.4*	V _{IH} - 0.150	V _{EE}	V _{CC} - 1.4*	V _{IH} - 0.150	V
V_{BB}	ECL Reference Voltage Output	1075	1170	1265	1075	1170	1265	1075	1170	1265	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 9) (Differential Configuration)	1.2		2.5	1.2		2.5	1.2		2.5	V
R _{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
R _{TOUT}	Internal Output Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
I _{IH}	Input HIGH Current (@ V _{IH})		60	100		60	100		60	100	μΑ
I _{IL}	Input LOW Current (@ V _{IL})		25	50		25	50		25	50	μΑ

NOTE: SiGe circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

^{6.} JEDEC standard multilayer board – 1S2P (1 signal, 2 power)

INO I E. Side circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
 Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.125 V to -0.965 V.
 All loading with 50 Ω to V_{CC}.
 V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

^{*}Typicals used for testing purposes.

Table 6. DC CHARACTERISTICS, POSITIVE CML OUTPUT $V_{CC} = 3.3 \text{ V}$; $V_{EE} = 0 \text{ V}$ (Note 10)

			-40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{CC}	Positive Power Supply Current	37	43	51	37	43	51	37	43	51	mA
V _{OH}	Output HIGH Voltage (Note 11)	V _{CC} - 40	V _{CC} - 10	V _{CC}	V _{CC} - 40	V _{CC} - 10	V _{CC}	V _{CC} – 40	V _{CC} - 10	V _{CC}	mV
V _{OL}	Output LOW Voltage (Note 10)		V _{CC} - 400	V _{CC} - 330		V _{CC} - 400	V _{CC} – 330		V _{CC} - 400	V _{CC} - 330	mV
V _{IH}	Input HIGH Voltage (Single Ended) (Note 12)	V _{EE} + 1.275	V _{CC} – 1.0*	V _{CC}	V _{EE} + 1.275	V _{CC} – 1.0*	V _{CC}	V _{EE} + 1.275	V _{CC} – 1.0*	V _{CC}	V
V _{IL}	Input LOW Voltage (Single Ended) (Note 12)	V _{EE}	V _{CC} - 1.4*	V _{IH} – 0.150	V _{EE}	V _{CC} - 1.4*	V _{IH} – 0.150	V _{EE}	V _{CC} - 1.4*	V _{IH} – 0.150	V
V_{BB}	ECL Reference Voltage Output	1875	1970	2065	1875	1970	2065	1875	1970	2065	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Note 12) (Differential Configuration)	1.2		3.3	1.2		3.3	1.2		3.3	V
R _{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
R _{TOUT}	Internal Output Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
I _{IH}	Input HIGH Current (@ V _{IH})		60	100		60	100		60	100	μΑ
I _{IL}	Input LOW Current (@ V _{IL})		25	50		25	50		25	50	μΑ

NOTE: SiGe Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 Ifpm is maintaine d.

Table 7. DC CHARACTERISTICS, NEGATIVE CML OUTPUT $V_{CC} = 0 \text{ V}$; $V_{EE} = -3.465 \text{ to } -2.375 \text{ V}$ (Note 13)

			-40°C 25°C								
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Icc	Positive Power Supply Current	37	43	51	37	43	51	37	43	51	mA
V _{OH}	Output HIGH Voltage (Note 14)	V _{CC} – 40	V _{CC} – 10	V _{CC}	V _{CC} – 40	V _{CC} - 10	V _{CC}	V _{CC} – 40	V _{CC} – 10	V _{CC}	mV
V _{OL}	Output LOW Voltage (Note 13)		V _{CC} – 400	V _{CC} – 330		V _{CC} – 400	V _{CC} – 330		V _{CC} – 400	V _{CC} – 330	mV
V _{IH}	Input HIGH Voltage (Single Ended) (Note 14)	V _{EE} + 1.275	V _{CC} - 1.0*	V _{CC}	V _{EE} + 1.275	V _{CC} - 1.0*	V _{CC}	V _{EE} + 1.275	V _{CC} – 1.0*	V _{CC}	V
V _{IL}	Input LOW Voltage (Single Ended) (Note 14)	V _{EE}	V _{CC} - 1.4*	V _{IH} - 0.150	V _{EE}	V _{CC} - 1.4*	V _{IH} - 0.150	V _{EE}	V _{CC} - 1.4*	V _{IH} - 0.150	V
V_{BB}	ECL Reference Voltage Output	-1425	-1330	-1235	-1425	-1330	-1235	-1425	-1330	-1235	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Note 15) (Differential Configuration)	V _{EE}	+1.2	V _{CC}	V _{EE}	V _{EE} +1.2 V _{CC}		V _{EE}	+1.2	V _{CC}	V
R _{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
R _{TOUT}	Internal Output Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
I _{IH}	Input HIGH Current (@ V _{IH})		60	100		60	100		60	100	μΑ
I _{IL}	Input LOW Current (@ V _{IL})		25	50		25	50		25	50	μΑ

NOTE: SiGe Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 Ifpm is maintaine d.

^{10.} Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.925 V to -0.165 V.
11. All loading with 50 Ω to V_{CC}.
12. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

^{*}Typicals used for testing purposes.

^{13.} Input and output parameters vary 1:1 with V $_{CC}.$ 14. All loading with 50 Ω to V $_{CC}.$

 $^{15. \} V_{IHCMR} \ \text{min varies 1:1 with V}_{EE}, \ V_{IHCMR} \ \text{max varies 1:1 with V}_{CC}. \ \text{The V}_{IHCMR} \ \text{range is referenced to the most positive side of the difference of the most positive side of the most pos$ tial input signal.

^{*}Typicals used for testing purposes.

Table 8. AC CHARACTERISTICS $V_{CC} = 0 \text{ V}$; $V_{EE} = -3.465 \text{ V}$ to -2.375 V or $V_{CC} = 2.375 \text{ V}$ to 3.465 V; $V_{EE} = 0 \text{ V}$

			-40°C		25°C			85°C				
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{OUTPP}			300 200	400 250		300 200	400 250		300 100	400 150		mV
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential		90	110	150	100	120	150	100	125	155	ps
t _{SKEW}	Duty Cycle Skew (Note 17)			3	15		3	15		3	15	ps
t _{JITTER}	RMS Random Clock Jitter (Note 19) $f_{in} < 10.0$ Peak-to-Peak Data Dependent Jitter (Note 20) $f_{in} < 10.0$			0.2 8	1 15		0.2 8	1 15		0.2 8	1.0 15	ps
V _{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 18)		75		2500	75		2500	75		2500	mV
t _r t _f	Output Rise/Fall Times @ 1 GHz (20% – 80%)	Q, Q	21	35	53	21	35	53	21	35	53	ps

^{16.} Measured using a 400 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC} . Input edge rates 40 ps (20% – 80%).

^{20.} Additive Peak-to-Peak data dependent jitter with NRZ PRBS231-1 data rate at 10 Gb/s.




Figure 4. Output Voltage Amplitude (V_{OUTPP}) versus Input Clock Frequency ($f_{\rm in}$) at Ambient Temperature (Typical)

 ^{17.} See Figure 5 t_{skew} = |t_{PLH} - t_{PHL}| for a nominal 50% differential clock input waveform.
 18. V_{INPP(max)} cannot exceed V_{CC} - V_{EE}. (Applicable only when V_{CC} - V_{EE} < 2500 mV). Input voltage swing is a single–ended measurement operating in differential mode.
 19. Additive RMS jitter with 50% duty cycle clock signal at 10GHz.




Figure 5. AC Reference Measurement




Figure 6. Typical Termination for Output Driver and Device Evaluation (Refer to Application Note AND8020 – Termination of ECL Logic Devices)

Application Information

All inputs can accept PECL, CML, and LVDS signal levels. The input voltage can range from V_{CC} to 1.2 V.

Examples interfaces are illustrated below in a 50 Ω environment (Z = 50 Ω).




Figure 7. CML to CML Interface




Figure 9. PECL to CML Receiver Interface





Figure 8. LVDS to CML Receiver Interface

PACKAGE DIMENSIONS

16 PIN QFN **MN SUFFIX** CASE 485G-01 **ISSUE A**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION D APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	3.00	BSC	0.118	BSC
В	3.00	BSC	0.118	BSC
C	0.80	1.00	0.031	0.039
D	0.23	0.28	0.009	0.011
Е	1.75	1.85	0.069	0.073
F	1.75	1.85	0.069	0.073
G	0.50	BSC	0.020	BSC
Н	0.875	0.925	0.034	0.036
7	0.20	REF	0.008	REF
K	0.00	0.05	0.000	0.002
L	0.35	0.45	0.014	0.018
M	1.50	BSC	0.059	BSC
N	1.50	BSC	0.059	BSC
P	0.875	0.925	0.034	0.036
R	0.60	0.80	0.024	0.031

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.