MC100EP139



SO-20, DT SUFFIX 20 PIN PLASTIC TSSOP PACKAGE CASE 948E

ORDERING INFORMATION

MC100EP139DT TSSOP

PIN NAMES

PIN	FUNCTION
CLK, CLK	ECL Diff Clock Inputs
EN	ECL Sync Enable
MR	ECL Master Reset
V _{BB}	ECL Reference Output
Q0, Q1, Q0, Q1	ECL Diff +2/4 Outputs
Q2, Q3, <u>Q2</u> , <u>Q3</u>	ECL Diff ÷4/5/6 Outputs
DIVSELa	ECL Freq. Select Input ÷ 2/4
DIVSELb0	ECL Freq. Select Input ÷ 4/5/6
DIVSELb1	ECL Freq. Select Input ÷ 4/5/6
VCC, VCC0	ECL Positive Supply
VEE	ECL Negative, 0 Supply

FUNCTION TABLES

CLK	EN	MR	FUNCTION
Z	LHX	L	Divide
ZZ		L	Hold Q0:3
X		H	Reset Q0:3

Z = Low–to–High Transition ZZ = High–to–Low Transition

z = 1101-10-2000 Transition

DIVSELa	Q0:1 OUTPUTS							
0 1	Divide by 2 Divide by 4							
DIVSELb0	DIVSELb1	DIVSELb1 Q2:3 OUTPUTS						
0	0	Divide by 4						
1	0 Divide by 6							
0	1 Divide by 5							
1	1	1 Divide by 5						

The MC100EP139 is a low skew $\pm 2/4$, $\pm 4/5/6$ clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single–ended ECL or, if positive power supplies are used, LVPECL input signals. In addition, by using the VBB output, a sinusoidal source can be AC coupled into the device. If a single–ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01µF capacitor.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



EG��PS Plus

Product Preview +2/4, +4/5/6 Clock Generation Chip

- Maximum Frequency > 2.7GHz
- 50ps Output-to-Output Skew
- PECL mode: 3.0V to 5.5V V_{CC} with $V_{EE} = 0V$
- ECL mode: 0V V_{CC} with $V_{EE} = -3.0V$ to -5.5V
- Synchronous Enable/Disable
- Master Reset for Synchronization
- Q Output will default LOW with inputs open or at $V_{\mbox{\scriptsize EE}}$
- ESD Protection: >4KV HBM, >200V MM
- VBB Output
- New Differential Input Common Mode Range
- Moisture Sensitivity Level 1, Indefinite Time Out of Drypack
- Flammability Rating: UL–94 code V–0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 758 devices

ECLinPS Plus[™] MC100EP139

The common enable (\overline{EN}) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. The internal enable flip–flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon startup, the internal flip–flops will attain a random state; therefore, for systems which utilize multiple EP139s, the master reset (MR) input must be asserted to ensure synchronization. For systems which only use one EP139, the MR pin need not be exercised as the internal divider design ensures synchronization between the $\pm 2/4$ and the $\pm 4/5/6$ outputs of a single device.



Figure 1. 20–Lead SOIC (Top View)



Figure 2. Logic Diagram



Figure 3. Timing Diagrams

MAXIMUM RATINGS*

Symbol	Parameter		Value	Unit
VEE	Power Supply ($V_{CC} = 0V$)		-6.0 to 0	VDC
Vcc	Power Supply (V _{EE} = 0V)		6.0 to 0	VDC
VI	Input Voltage (V _{CC} = 0V, V _I not more negative	e than V _{EE})	-6.0 to 0	VDC
VI	Input Voltage (V _{EE} = 0V, V _I not more positive	than V _{CC})	6.0 to 0	VDC
l _{out}	Output Current	Continuous Surge	50 100	mA
IBB	VBB Sink/Source Current†		± 0.5	mA
т _А	Operating Temperature Range		-40 to +85	°C
T _{stg}	Storage Temperature		-65 to +150	°C
ΑL ^θ	Thermal Resistance (Junction-to-Ambient)	Still Air 500lfpm	90 60	°C/W
θJC	Thermal Resistance (Junction-to-Case)		33 to 35 \pm 5%	°C/W
T _{sol}	Solder Temperature (<2 to 3 Seconds: 245°C of	desired)	265	°C

* Maximum Ratings are those values beyond which damage to the device may occur.

† Use for inputs of same package only.

ECLinPS Plus[™] MC100EP139

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions		
VOH	Output HIGH Voltage			-895	mV	V _{IN} = V _{IH} (max)		
VOL	Output LOW Voltage	-1945			mV	or VIL(min)	Loading with	
VOHA	Output HIGH Voltage	-1145			mV	V _{IN} = V _{IH} (min)	50 Ω to –2.0V	
VOLA	Output LOW Voltage			-1695	mV	or VIL(max)		
VIH	Input HIGH Voltage		-1022.5		mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage		-1642.5		mV	Guaranteed LOW Signal for All Inputs		
۱ _{IL}	Input LOW Current	0.5			μA	$V_{IN} = V_{IL}(min)$		

1. $V_{BB} = V_{CC} - 1.425 \pm 100 \text{mV}$

AC CHARACTERISTICS (V_{EE} = -3.8V to -3.0; V_{CC} = GND)

			–40°C 0°C 25°C				85°C							
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fMAX	Maximum Toggle Frequency		TBD			TBD			1500			TBD		MHz
^t PLH ^t PHL	Propagation Delay CLK Q (Diff) to Output CLK Q (S.E.) MR Q		TBD TBD TBD			TBD TBD TBD			550 570 620			TBD TBD TBD		ps
^t SKEW	Within–Device Skew $Q_0 - Q_3$ (Note 2.)		TBD TBD			TBD TBD			50			TBD TBD		ps
	Part-to-Part Q ₀ - Q ₃ (Diff)		TBD			TBD			200			TBD		
tS	Setup Time EN CLK DIVSEL CLK		TBD TBD			TBD TBD			300 450			TBD TBD		ps
ťΗ	Hold Time CLK EN CLK Div_Sel		TBD TBD			TBD TBD			150 200			TBD TBD		ps
VPP	Minimum Input Swing (Note 3.) CLK		TBD			TBD			300			TBD		mV
VCMR	Common Mode Range (Note 4.) $V_{PP} < 500 \text{mV}$ $V_{PP} \ge 500 \text{mV}$		TBD TBD			TBD TBD		-2.1 -1.9		-0.4 -0.4		TBD TBD		V
^t RR	Reset Recovery Time		TBD			TBD			100			TBD		ps
^t PW	Minimum Pulse Width CLK MR		TBD TBD			TBD TBD			400 500			TBD TBD		ps
t _r , t _f	Output Rise/Fall Times (20% – 80%) Q		TBD			TBD			165			TBD		ps

2. Skew is measured between outputs under identical transitions.

Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV.
The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between Vppmin and 1V. The lower end of the CMR range varies 1:1 with VEE. The numbers in the spec table assume a nominal VEE = -3.3V. Note for PECL operation, the V_{CMR}(min) will be fixed at 3.3V - |V_{CMR}(min)|.



OUTLINE DIMENSIONS

SO-20, DT SUFFIX 20 PIN PLASTIC TSSOP PACKAGE CASE 948E-02 ISSUE A



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER
- 2.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED
- 0.15 (0.006) PER SIDE.
- . DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 5. DIMENSION K DUES INFERIOR STATE PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN DIMENSION K DOES NOT INCLUDE DAMBAR
- EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	6.40	6.60	0.252	0.260		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65	BSC	0.026 BSC			
Н	0.27	0.37	0.011	0.015		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L		BSC	0.252	BSC		
М	0°	8°	0°	8°		
r¥I	U	0	U	0		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-1848 - http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/



Mfax is a trademark of Motorola, Inc.

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan. 81-3-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26629298