



rev 1.0

LCD Panel EMI Reduction IC

Features

- FCC approved method of EMI attenuation.
- Provides up to 15dB of EMI suppression.
- Generates a low EMI spread spectrum clock of the input frequency.
- Input frequency range: 30MHz to 110MHz.
- Optimized for 32.5MHz, 54MHz, 65MHz and 108MHz pixel clock frequencies.
- Internal loop filter minimizes external components and board space.
- Eight selectable high spread ranges up to $\pm 1.9\%$.
- SSON# control pin for spread spectrum enable and disable options.
- Low cycle-to-cycle jitter.
- 3.3V operating range.
- 16mA output drives.
- TTL or CMOS compatible outputs.
- Low power CMOS design.
- Supports most mobile graphic accelerator and LCD timing controller specifications.
- Available in 8-pin SOIC and TSSOP.

Product Description

The P2042A is a versatile spread spectrum frequency modulator designed specifically for digital flat panel applications. The P2042A reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. The P2042A allows significant system cost savings by reducing the number of circuit board layers ferrite beads, shielding and other passive components that are traditionally required to pass EMI regulations.

The P2042A uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method.

The P2042A modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock,

and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'spread spectrum clock generation'.


Applications

The P2042A is targeted towards digital flat panel applications for notebook PCs, palm-size PCs, office automation equipments and LCD monitors.




rev 1.0

Block Diagram



Pin Configuration



Pin Description

Pin#	Pin Name	Type	Description
1	CLKIN	I	External reference frequency input. Connect to externally generated reference signal.
2	CP0	I	Digital logic input used to select charge pump current. This pin has an internal pull-up resistor. Refer Modulation Selection Table.
3	CP1	I	Digital logic input used to select charge pump current. This pin has an internal pull-up resistor. Refer Modulation Selection Table.
4	VSS	P	Ground to entire chip. Connect to system ground.
5	SSON#	I	Digital logic input used to enable Spread Spectrum function (Active LOW). Spread Spectrum function enabled when LOW, disabled when HIGH. This pin has an internal pull-low resistor.
6	ModOUT	O	Spread spectrum clock output.
7	SR0	I	Digital logic input used to select Spreading Range. This pin has an internal pull-up resistor.
8	VDD	P	Power supply for the entire chip (3.3V)



rev 1.0

Modulation Selection

CP0	CP1	SR0	Spreading Range ($\pm\%$)					Modulation Rate (KHz)
			32.5MHz	54MHz	65MHz	81MHz	108MHz	
0	0	0	0.56	1.05	1.00	0.98	0.80	(FIN /40) * 62.49 KHz
0	0	1	1.94	1.68	1.56	1.48	1.22	(FIN /40) * 62.49 KHz
0	1	0	1.36	1.05	1.00	0.92	0.67	(FIN /40) * 62.49 KHz
0	1	1	1.92	1.68	1.56	1.48	1.06	(FIN /40) * 62.49 KHz
1	0	0	1.24	0.81	0.66	0.40	0.27	(FIN /40) * 62.49 KHz
1	0	1	1.91	1.29	1.02	0.74	0.43	(FIN /40) * 62.49 KHz
1	1	0	0.91	0.45	0.34	0.05	0.15	(FIN /40) * 62.49 KHz
1	1	1	1.47	0.71	0.54	0.36	0.21	(FIN /40) * 62.49 KHz

PRELIMINARY




rev 1.0

Spread Spectrum Selection

The *Modulation Selection Table* defines the possible spread spectrum options. The optimal setting should minimize system EMI to the fullest without affecting system performance. The spreading is described as a percentage deviation of the center frequency. (Note: The center frequency is the frequency of the external reference input on CLKIN, pin1).

For example, P2042A is designed for high-resolution, flat panel applications and is able to support an XGA (1024 x 768) flat panel operating at 65MHz (FIN) clock speed. A spreading selection of MRA=0, SR1=1 and SR0=0 provides a percentage deviation of $\pm 0.75\%$ from F_{IN} . This results in the frequency on ModOUT being swept from 64.51 to 65.49MHz at a modulation rate of 56.24KHz. Refer *Modulation Selection Table*. The example in the following illustration is a common EMI reduction method for a notebook LCD panel and has already been implemented by most of the leading OEM and mobile graphic accelerator manufacturers.

Application Schematic for Mobile LCD Graphics Controllers






rev 1.0

EMC Software Simulation

By using Alliance EMI-Lator®¹ electromagnetic interference simulation software, radiated system level EMI analysis can be made easier to allow a quantitative assessment of EMI reduction products. The simulation engine of this EMC software has already been characterized to correlate to the electrical characteristics of the Alliance EMI reduction ICs. The following illustration is an example of the simulation result. Please visit our website at www.alsc.com for information on how to obtain a free copy and a demonstration of the EMI-Lator simulation software.



Simulation results From EMI-Lator®



rev 1.0

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{DD} , V _{IN}	Voltage on any pin with respect to Ground	0.5 to +7.0	V
T _{STG}	Storage temperature	-65 to +125	°C
T _A	Operating temperature	0 to 70	°C

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
V _{IL}	Input low voltage	GND - 0.3	–	0.8	V
V _{IH}	Input high voltage	2.0	–	V _{DD} + 0.3	V
I _{IL}	Input low current (pull-up resistor on inputs SR0, SR1 and MRA)	–	–	-35	μA
I _{IH}	Input high current (pull-down resistor on input SSON#)	–	–	35	μA
V _{OL}	Output low voltage (V _{DD} = 3.3 V, I _{OL} = 20 mA)	–	–	0.4	V
V _{OH}	Output high voltage (V _{DD} = 3.3 V, I _{OL} = 20 mA)	2.5	–	–	V
I _{DD}	Static supply current standby mode	–	0.6	–	mA
I _{CC}	Dynamic supply current (3.3V and 10pF loading)	9	16	22	mA
V _{DD}	Operating voltage	2.7	3.3	3.7	V
t _{ON}	Power-up time (first locked cycle after power up)	–	0.18	–	mS
Z _{OUT}	Clock output impedance	–	50	–	Ω

AC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
f _{IN}	Input frequency	30	65	110	MHz
f _{OUT}	Output frequency	30	65	110	MHz
t _{LH} *	Output rise time (measured at 0.8V to 2.0V)	0.7	0.9	1.1	ns
t _{HL} *	Output fall time (measured at 2.0V to 0.8V)	0.6	0.8	1.0	ns
t _{JC}	Jitter (cycle to cycle)	–	–	360	ps
t _D	Output duty cycle	45	50	55	%


*t_{LH} and t_{HL} are measured into a capacitive load of 15pF



rev 1.0

Package Information

8-Pin SOIC




Symbol	Dimensions in inches		Dimensions in millimeters	
	Min	Max	Min	Max
A	0.057	0.071	1.45	1.80
A1	0.004	0.010	0.10	0.25
A2	0.053	0.069	1.35	1.75
B	0.012	0.020	0.31	0.51
C	0.004	0.01	0.10	0.25
D	0.186	0.202	4.72	5.12
E	0.148	0.164	3.75	4.15
e	0.050 BSC		1.27 BSC	
H	0.224	0.248	5.70	6.30
L	0.012	0.028	0.30	0.70
θ	0°	8°	0°	8°



rev 1.0

8-Pin TSSOP



Symbol	Dimensions in inches		Dimensions in millimeters	
	Min	Max	Min	Max
A	0.047			1.10
A1	0.002	0.006	0.05	0.15
A2	0.031	0.041	0.80	1.05
B	0.007	0.012	0.19	0.30
C	0.004	0.008	0.09	0.20
D	0.114	0.122	2.90	3.10
E	0.169	0.177	4.30	4.50
e	0.026 BSC		0.65 BSC	
H	0.244	0.260	6.20	6.60
L	0.018	0.030	0.45	0.75
θ	0°	8°	0°	8°



rev 1.0

Ordering Information

Part Number	Marking	Package Type	Qty/reel	Temperature
P2042A-08ST	P2042A	8-Pin SOIC, TUBE		0°C to 70°C
P2042A-08SR	P2042A	8-Pin SOIC, TAPE & REEL	2500	0°C to 70°C
P2042A-08TT	P2042A	8-Pin TSSOP, TUBE		0°C to 70°C
P2042A-08TR	P2042A	8-Pin TSSOP, TAPE & REEL	2500	0°C to 70°C

Part Numbering Guide

P	2042	A	08	XX
1	2	3	4	5

1. Flow Prefix:
P = Commercial temperature range (0°C to 70°)
2. Device Number
3. Deviation (%) and spread option identifier
4. Device pin count
5. Package identifier
 - a. ST – SOIC in TUBE
 - b. SR – SOIC in TAPE & REEL
 - c. TT – TSSOP in TUBE
 - d. TR – TSSOP in TAPE & REEL



rev 1.0

Licensed under U.S Patent Nos 5,488,627 and 5,631,921



Alliance Semiconductor Corporation
2595, Augustine Drive,
Santa Clara, CA 95054
Tel# 408-855-4900
Fax: 408-855-4999
www.alsc.com

Copyright © Alliance Semiconductor
All Rights Reserved
Preliminary Information
Part Number: P2042A
Document Version: v1.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.