# PCKEL14 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip Rev. 01 — 14 October 2002

**Product data** 

### **Description** 1.

The PCKEL14 is a low skew 1:5 clock distribution chip designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL, or if positive power supplies are used, PECL input signal. The PCKEL14 is designed to operate in ECL or PECL mode for a voltage supply range of -2.375 V to -3.8 V (or 2.375 V to 3.8 V).

The PCKEL14 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pull-down resistor), the SEL pin will select the differential clock input.

The common enable  $(\overline{EN})$  is synchronous, so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled, as can happen with an asynchronous control. The internal flip-flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

The V<sub>BB</sub> pin (an internally generated voltage supply) is available to this device only. For single-ended conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage. V<sub>BB</sub> may also rebias AC-coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.1 mA. When not used, V<sub>BB</sub> should be left open.

### **Features** 2.

- 50 ps output-to-output skew at 3.3 V
- Synchronous enable/disable
- Multiplexed clock input
- ESD protection: > 2.5 kV HBM
- The PCK series contains temperature compensation
- PECL mode operating range:  $V_{CC} = 2.375 \text{ V}$  to 3.8 V, with  $V_{EE} = 0 \text{ V}$
- NECL mode operating range:  $V_{CC} = 0$  V, with  $V_{EE} = -2.375$  V to -3.8 V
- Internal 75 k $\Omega$  pull-down resistors on all inputs, plus a 37.5 k $\Omega$  pull-up on  $\overline{\text{CLK}}$
- Q output will default LOW with inputs open or at V<sub>EE</sub>
- Meets or exceeds JEDEC spec EIA/JESD78 IC latch-up test
- Moisture sensitivity level 1
- Flammability rating: UL-94 code V-0 @ 1/8"






### 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# 3. Pinning information

# 3.1 Pinning



# 3.2 Pin description

Table 1: Pin description

Symbol	Pin	Description
Q0-Q4	1, 3, 5, 7, 9	ECL differential clock outputs, non-inverted
<del>Q0</del> - <del>Q4</del>	2, 4, 6, 8, 10	ECL differential clock outputs, inverted
V <sub>EE</sub>	11	negative supply voltage
SEL	12	ECL clock select input
$V_{BB}$	13	reference voltage output
CLK	14	ECL differential clock input, inverted
CLK	15	ECL differential clock input, non-inverted
SCLK	16	ECL scan clock input
NC	17	no connect
ĒΝ	19	ECL synchronous enable, Active-LOW
$V_{CC}$	18, 20	positive supply voltage

# 3.2.1 Power supply connection

# **CAUTION**



All  $V_{CC}$  and  $V_{EE}$  pins must be connected to an appropriate power supply to guarantee proper operation.


# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# 4. Ordering information

**Table 2: Ordering information** 

Type number	Package	Package						
	Name	Description	Version					
PCKEL14D	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1					
PCKEL14PW	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1					

# 5. Logic diagram



# **CAUTION**



All  $V_{CC}$  and  $V_{EE}$  pins must be connected to an appropriate power supply to guarantee proper operation.

# 6. Function table

Table 3: Function table

X = Don't care.

CLK	SCLK	SEL	EN	Q
L	X	L	L	L
Н	X	L	L	Н
X	L	Н	L	L
X	Н	Н	L	Н
X	Χ	Χ	Н	L[1]

<sup>[1]</sup> On next negative transition of CLK or SCLK.

# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# 7. Limiting values

Table 4: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	power supply	PECL mode; V <sub>EE</sub> = 0 V	0	4.1	V
V <sub>EE</sub>	power supply	NECL mode; V <sub>CC</sub> = 0 V	0	<b>−4.1</b>	V
VI	input voltage	PECL mode; $V_{EE} = 0 \text{ V}; V_{I} \leq V_{CC}$	0	4.1	V
		NECL mode; $V_{CC} = 0 \text{ V}; V_I \ge V_{EE}$	0	<b>-4.1</b>	V
Io	output current	continuous	-	50	mA
		surge	-	100	mA
I <sub>BB</sub>	V <sub>BB</sub> sink/source		-0.1	+0.1	mA
T <sub>amb</sub>	ambient temperature		-40	+85	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	0 LFPM	-	90	°C/W
		500 LFPM	-	60	°C/W
R <sub>th(j-c)</sub>	thermal resistance from junction to case	std bd	30	35	°C/W
T <sub>sld</sub>	soldering temperature	< 2 to 3 sec @ 248 °C	-	265	°C
ESDHBM	electrostatic discharge	Human Body Model; 1.5 kΩ; 100 pF	-	>2.50	kV
ESDMM	electrostatic discharge	Machine Model; 0 kΩ; 200 pF	-	>100	V
ESCCDM	electrostatic discharge	Charge Device Model	-	>1000	V

<sup>[1]</sup> Maximum ratings are those values beyond which device damage may occur.

# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# 8. Static characteristics

Table 5: PECL DC characteristics<sup>[1]</sup>

 $V_{CC} = 2.5 \text{ V}; V_{EE} = 0 \text{ V}^{[2]}$ 

Symbol	Parameter	Conditions		Tam	<sub>nb</sub> = -40	O°C	Tam	<sub>b</sub> = +2	5 °C	Tam	<sub>b</sub> = +8	5 °C	Unit
				Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
I <sub>EE</sub>	power supply current			-	28	40	-	30	40	-	31	42	mΑ
$V_{OH}$	HIGH-level output voltage		[3]	1325	1460	1620	1435	1545	1620	1475	1545	1620	mV
$V_{OL}$	LOW-level output voltage		[3]	670	805	945	690	795	880	690	795	880	mV
$V_{IH}$	HIGH-level input voltage	single-ended	[4]	1310	-	1620	1335	-	1620	1335	-	1620	mV
$V_{IL}$	LOW-level input voltage	single-ended	[4]	690	-	1025	690	-	1025	690	-	1025	mV
$V_{BB}$	output voltage reference			1.07	-	1.25	1.15	-	1.25	1.15	-	1.31	V
V <sub>IHCMR</sub>	HIGH-level input voltage, common mode range (differential)		[5]	1.2	-	2.1	1.2	-	2.1	1.2	-	2.1	V
I <sub>IH</sub>	HIGH-level input current			-	-	150	-	-	150	-	-	150	μΑ
I <sub>IL</sub>	LOW-level input current	CLK		0.5	-	-	0.5	-	-	0.5	-	-	μΑ
		CLK		-300	-	-	-300	-	-	-300	-	-	μΑ

<sup>[1]</sup> Devices are designed to meet the DC specifications shown in this table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 LFPM is maintained.

<sup>[2]</sup> Input and output parameters vary 1:1 with V $_{CC}$ . V $_{EE}$  can vary +0.125 V to -1.3 V.

<sup>[3]</sup> All loading with 50  $\Omega$  to  $V_{CC}$  – 2 V.

<sup>[4]</sup> Do not use  $V_{BB}$  at  $V_{CC}$  < 3.0 V.

<sup>[5]</sup> V<sub>IHCMR(min)</sub> varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR(max)</sub> varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

Table 6: Positive DC characteristics<sup>[1]</sup>

 $V_{CC} = 3.3 \text{ V}; V_{FF} = 0 \text{ V}^{[2]}$ 

Symbol	Parameter	Conditions	Tam	<sub>bb</sub> = -40	O°C	Tam	<sub>ib</sub> = +2	5 °C	Tam	<sub>ab</sub> = +8	5 °C	Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
I <sub>EE</sub>	power supply current		-	32	40	-	32	40	-	34	42	mΑ
$V_{OH}$	HIGH-level output voltage	[3]	2125	2260	2420	2235	2345	2420	2275	2345	2420	mV
$V_{OL}$	LOW-level output voltage	[3]	1470	1605	1745	1490	1595	1680	1490	1595	1680	mV
$V_{IH}$	HIGH-level input voltage	single-ended	2110	-	2420	2135	-	2420	2135	-	2420	mV
$V_{IL}$	LOW-level input voltage	single-ended	1490	-	1825	1490	-	1825	1490	-	1825	mV
$V_{BB}$	output voltage reference		1.87	-	2.05	1.95	-	2.05	1.95	-	2.11	V
$V_{IHCMR}$	HIGH-level input	$V_{p-p} < 500 \text{ mV}$ [4]	1.3	-	2.9	1.2	-	2.9	1.2	-	2.9	V
	voltage, common mode range (differential)	$V_{p-p} \ge 500 \text{ mV}$	1.5	-	2.9	1.4	-	2.9	1.4	-	2.9	V
I <sub>IH</sub>	HIGH-level input current		-	-	150	-	-	150	-	-	150	μΑ
I <sub>IL</sub>	LOW-level input	CLK	-300	-	-	-300	-	-	-300	-	-	μΑ
	current	others	0.5	-	-	0.5	-	-	0.5	-	-	μΑ

<sup>[1]</sup> Devices are designed to meet the DC specifications shown in this table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 LFPM is maintained.

<sup>[2]</sup> Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary  $\pm 0.3$  V.

<sup>[3]</sup> Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  – 2V.

<sup>[4]</sup> V<sub>IHCMR(min)</sub> varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR(max)</sub> varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>p-p(min)</sub> and 1 V.

# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

Table 7: Negative DC characteristics<sup>[1]</sup>

 $V_{CC} = 0.0 \text{ V}; V_{EE} = -3.8 \text{ V to } -2.375 \text{ V}^{[2]}$ Symbol Parameter Conditions

Symbol	Parameter	Conditions	Tan	<sub>nb</sub> = -40	°C	T <sub>amb</sub> = +25 °C			T <sub>amb</sub> = +85 °C			Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
I <sub>EE</sub>	power supply current		-	32	40	-	32	40	-	34	42	mA
$V_{OH}$	HIGH-level output voltage	[3]	-1175	-1040	-880	-1065	-955	-880	-1025	-955	-880	mV
$V_{OL}$	LOW-level output voltage	[3]	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
$V_{IH}$	HIGH-level input voltage	single-ended	-1190	-	-880	-1165	-	-880	-1165	-	-880	mV
$V_{IL}$	LOW-level input voltage	single-ended	-1810	-	-1475	-1810	-	-1475	-1810	-	-1475	mV
$V_{BB}$	output voltage reference		-1.43	-	-1.25	-1.35	-	-1.25	-1.35	-	-1.19	V
$V_{IHCMR}$	HIGH-level input	$V_{p-p} < 500 \text{ mV}$ [4]	-2.0	-	-0.4	-2.1	-	-0.4	-2.1	-	-0.4	V
	voltage, common mode range (differential)	$V_{p\text{-}p} \geq 500 \text{ mV}$	-1.8	-	-0.4	-1.9	-	-0.4	-1.9	-	-0.4	V
I <sub>IH</sub>	HIGH-level input current		-	-	150	-	-	150	-	-	150	μΑ
I <sub>IL</sub>	LOW-level input	CLK	-300	-	-	-300	-	-	-300	-	-	μΑ
	current	others	0.5	-	-	0.5	-	-	0.5	-	-	μΑ

<sup>[1]</sup> Devices are designed to meet the DC specifications shown in this table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 LFPM is maintained.

<sup>[2]</sup> Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary  $\pm 0.3$  V.

<sup>[3]</sup> Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  – 2 V.

<sup>[4]</sup> V<sub>IHCMR(min)</sub> varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR(max)</sub> varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>p-p(min)</sub> and 1 V.

# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# 9. Dynamic characteristics

Table 8: AC characteristics

 $(V_{CC} = 2.375 \ V \ to \ 3.8 \ V; \ V_{EE} = 0 \ V) \ or \ (V_{CC} = 0 \ V; \ V_{EE} = -2.375 \ V \ to \ -3.8 \ V)$  [1]


Symbol	Parameter	Conditions	1	amb	= -4	0 °C	Tam	<sub>ib</sub> = +2	5 °C	Tam	<sub>ab</sub> = +8	5°C	Unit
			Mi	n 1	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>max</sub>	maximum toggle frequency	see Figure 4	-	;	> 1	-	-	> 1	-	-	> 1	-	GH
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	CLK to Q (diff); 3.3 V	40	0	-	720	450	-	780	475	-	830	ps
		CLK to Q (diff); 2.5 V	40	0	-	800	450	-	940	500	-	970	ps
t <sub>PHL</sub>	HIGH-to-LOW	CLK to Q (SE)	33	0	-	770	350	680	830	370	-	880	ps
	propagation delay	SCLK to Q	33	0	-	770	350	680	830	370	-	880	ps
t <sub>SKEW</sub>	skew time	part-to-part	-		-	200	-	-	200	-	-	200	ps
		within-device; 3.3 V	2] _		-	50	-	-	50	-	-	50	ps
		within-device; 2.5 V	2] _		-	70	-	-	70	-	-	70	ps
t <sub>JITTER</sub>	cycle-to cycle jitter		-	(	0.2	< 1	-	0.2	< 1	-	0.2	< 1	ps
t <sub>su</sub>	EN set-up time		0		-	-	0	-	-	0	-	-	ps
t <sub>h</sub>	EN hold time		0		-	-	0	-	-	0	-	-	ps
$V_{i(p-p)}$	input swing CLK	[:	<sup>3]</sup> 15	0	-	1000	150	-	1000	150	-	1000	mV
t <sub>r</sub> /t <sub>f</sub>	output rise/fall times	Q pins (20% - 80%); 3.3 V	23	0	-	500	230	-	500	230	-	500	ps
		Q pins (20% - 80%); 2.5 V	23	0	-	600	230	-	600	230	-	625	ps

<sup>[1]</sup>  $V_{EE}$  can vary  $\pm 0.3$  V.


<sup>[2]</sup> Skews are specified for identical LOW-to-HIGH or HIGH-to-LOW transitions.

<sup>[3]</sup>  $V_{i(p-p)(min)}$  is minimum input swing for which AC parameters are guaranteed.

# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip



# 10. Application information




# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# 11. Package outline

# SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013				<del>-97-05-22</del> 99-12-27

Fig 6. SO20 package outline (SOT163-1).

### 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

### TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES EUROPEAN ISS					
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT360-1		MO-153				<del>-95-02-04</del> 99-12-27	

Fig 7. TSSOP20 package outline (SOT360-1).

### 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# 12. Soldering

# 12.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

# 12.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C small/thin packages.

# 12.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

### 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

# 12.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300\,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

# 12.5 Package related soldering information

Table 9: Suitability of surface mount IC packages for wave and reflow soldering methods

Package <sup>[1]</sup>	Soldering method					
	Wave	Reflow <sup>[2]</sup>				
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable				
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>[3]</sup>	suitable				
PLCC <sup>[4]</sup> , SO, SOJ	suitable	suitable				
LQFP, QFP, TQFP	not recommended <sup>[4][5]</sup>	suitable				
SSOP, TSSOP, VSO	not recommended <sup>[6]</sup>	suitable				

- [1] For more detailed information on the BGA packages refer to the (*LF*)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.
- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
- [3] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [4] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [5] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [6] Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

# 13. Revision history

Table 10: Revision history

Rev	Date	CPCN	Description
01	20021014	-	Product data; initial version (9397 750 09564).
			Engineering Change Notice 853-2372 2877 (date: 20020909).

# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# 14. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2][3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### 15. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 16. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# **Contact information**

For additional information, please visit <a href="http://www.semiconductors.philips.com">http://www.semiconductors.philips.com</a>.
For sales office addresses, send e-mail to: <a href="mailto:sales.addresses@www.semiconductors.philips.com">sales.addresses@www.semiconductors.philips.com</a>.

Fax: +31 40 27 24825

**Product data** 

# 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip

# **Contents**

1	Description
2	Features
3	Pinning information
3.1	Pinning
3.2	Pin description
3.2.1	Power supply connection
4	Ordering information
5	Logic diagram 3
6	Function table 3
7	Limiting values4
8	Static characteristics 5
9	Dynamic characteristics
10	Application information9
11	Package outline 10
12	Soldering 12
12.1	Introduction to soldering surface mount
12.1	Introduction to soldering surface mount packages
	packages
12.1 12.2 12.3	packages
12.2 12.3	packages
12.2	packages
12.2 12.3 12.4	packages
12.2 12.3 12.4 12.5	packages12Reflow soldering12Wave soldering12Manual soldering13Package related soldering information13
12.2 12.3 12.4 12.5 <b>13</b>	packages

# © Koninklijke Philips Electronics N.V. 2002. Printed in the U.S.A

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 14 October 2002 Document order number: 9397 750 09564

