SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS


SCAS584G - NOVEMBER 1996 - REVISED JUNE 2000

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description

This 8-bit (octal) noninverting bus transceiver uses two separate power-supply rails. The A port, V_{CCA} , is dedicated to accept a 5-V supply level, and the configurable B port, which is designed to track V_{CCB} , accepts voltages from 3 V to 5 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa.

DB, DW, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

The SN74LVCC4245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN74LVCC4245A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each transceiver)

INP	UTS	OPERATION			
OE	DIR	OPERATION			
L	L	B data to A bus			
L	Н	A data to B bus			
Н	Χ	Isolation			




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CCA} and V _{CCB}	–0.5 V to 6 V
Input voltage range, V _I (see Note 1): I/O ports (A port)	$-0.5 \text{ V to V}_{CCA} + 0.5 \text{ V}$
I/O ports (B port)	$-0.5 \text{ V to V}_{CCB} + 0.5 \text{ V}$
Except I/O ports	-0.5 V to V _{CCA} + 0.5 V
Output voltage range, VO (see Note 1): A port	-0.5 V to V _{CCA} + 0.5 V
B port	$-0.5 \text{ V to V}_{CCB} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through V _{CCA} , V _{CCB} , or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2): DB package	63°C/W
DW package	46°C/W
PW package	88°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. This value is limited to 6 V maximum.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS584G - NOVEMBER 1996 - REVISED JUNE 2000

recommended operating conditions (see Note 3)

			VCCA	V _{CCB}	MIN	NOM	MAX	UNIT
VCCA	Supply voltage				4.5	5	5.5	V
Vccв	Supply voltage				2.7	3.3	5.5	V
	High-level input voltage $V_{OB} \le 0.1 \text{ V}, V_{OB} \ge V_{CCB} - 0.1 \text{ V}$		4.5 V	2.7 V	2			V
VIHA		$V_{OB} \le 0.1 \text{ V}, V_{OB} \ge V_{CCB} - 0.1 \text{ V}$		3.6 V	2			
			5.5 V	5.5 V	2			
			4.5.1/	2.7 V	2			
VIHB	High-level input voltage	$V_{OA} \le 0.1 \text{ V}, V_{OA} \ge V_{CCA} - 0.1 \text{ V}$	4.5 V	3.6 V	2			V
			5.5 V	5.5 V	3.85			
			451/	2.7 V			0.8	
VILA	Low-level input voltage	$V_{OB} \le 0.1 \text{ V}, V_{OB} \ge V_{CCB} - 0.1 \text{ V}$	4.5 V	3.6 V			0.8	V
			5.5 V	5.5 V			0.8	
	Low-level input voltage VO/	$V_{OA} \le 0.1 \text{ V}, V_{OA} \ge V_{CCA} - 0.1 \text{ V}$	4.5 V	2.7 V			0.8	V
V _{ILB}				3.6 V			0.8	
			5.5 V	5.5 V			1.65	
VIA	Input voltage				0		VCCA	V
V _{IB}	Input voltage				0		VCCB	V
VOA	Output voltage				0		VCCA	V
VOB	Output voltage				0		VCCB	V
IOHA	High-level output current		4.5 V	3 V			-24	mA
ІОНВ	OHB High-level output current		4.5 V	2.7 V to 4.5 V			-24	mA
I _{OLA}	OLA Low-level output current		4.5 V	3 V			24	mA
lolb	Low-level output current		4.5 V	2.7 V to 4.5 V			24	mA
TA	Operating free-air temperatur	re			-40		85	°C

NOTE 3: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS584G - NOVEMBER 1996 - REVISED JUNE 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		VCCB	MIN	TYP	MAX	UNIT
Voha		I _{OH} = -100 μA	V_{CCA} 4.5 V	3 V	4.4	4.49		V
		I _{OH} = -24 mA	4.5 V	3 V	3.76	4.25		
		I _{OH} = -100 μA		3 V	2.9	2.99		
		I _{OH} = -12 mA		2.7 V	2.2	2.5		
Vонв		10H = -12 111A	4.5 V	3 V	2.46	2.85		V
\ vOHB				2.7 V	2.1	2.3		٧
		$I_{OH} = -24 \text{ mA}$	4.5 V	3 V	2.25	2.65		
				4.5 V	3.76	4.25		
VOLA		I _{OL} = 100 μA	4.5 V	3 V			0.1	V
VOLA		$I_{OL} = 24 \text{ mA}$	4.5 V	3 V		0.21	0.44	٧
		I _{OL} = 100 μA	4.5 V	3 V			0.1	
		$I_{OL} = 12 \text{ mA}$	4.5 V	2.7 V		0.11	0.44	
VOLB		I _{OL} = 24 mA	4.5 V	2.7 V		0.22	0.5	V
				3 V		0.21	0.44	
				4.5 V		0.18	0.44	
11	Control inputs	VI = VCCA or GND	5.5 V	3.6 V		±0.1	±1	μΑ
_ ''	Control Inputs	VI = VCCA OF GIVE	3.5 V	5.5 V		±0.1	±1	μΑ
I _{OZ} †	A or B ports	$V_O = V_{CCA/B}$ or GND, $V_I = V_{IL}$ or V_{IH}	5.5 V	3.6 V		±0.5	±5	μΑ
		$A_n = V_{CC}$ or GND	5.5 V	Open		8	80	
ICCA	B to A	$I_{O(A \text{ port})} = 0$, $B_n = V_{CCB} \text{ or GND}$	5.5 V	3.6 V		8	80	μΑ
		$IO(A port) = 0,$ $B_n = V_{CCB} \text{ or GND}$	3.5 V	5.5 V		8	80	
ICCB	A to B	$A_n = V_{CCA}$ or GND, $I_{O(B port)} = 0$	5.5 V	3.6 V		5	50	μΑ
ICCB	71.0 B	7-11 - VCCA 31 3142, 10 (B port) - 0	0.0 V	5.5 V		8	80	μιτ
	A port	$V_L = V_{CCA} - 2.1 \text{ V}$, Other inputs at V_{CCA} or GND, OE at GND and DIR at V_{CCA}	5.5 V	5.5 V		1.35	1.5	
∆I _{CCA} ‡	ŌĒ	$V_I = V_{CCA} - 2.1 \text{ V}$, Other inputs at V_{CCA} or GND, DIR at V_{CCA} or GND	5.5 V	5.5 V		1	1.5	mA
	DIR	V_L = V _{CCA} - 2.1 V, Other inputs at V _{CCA} or GND, OE at V _{CCA} or GND	5.5 V	3.6 V		1	1.5	
∆l _{CCB} ‡	B port	V_L = V _{CCB} – 0.6 V, Other inputs at V _{CCB} or GND, OE at GND and DIR at GND	5.5 V	3.6 V		0.35	0.5	mA
Ci	Control inputs	V _I = V _{CCA} or GND	Open	Open		5		pF
C _{io}	A or B ports	VO = VCCA/B or GND	5 V	3.3 V		11		pF

[†] For I/O ports, the parameter IOZ includes the input leakage current.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or the associated VCC.

SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS584G - NOVEMBER 1996 - REVISED JUNE 2000


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figures 1 through 4)

PARAMETER	METER FROM TO (OUTPUT)		V _{CCA} = 5 V ± 0.5 V, V _{CCB} = 5 V ± 0.5 V		V _{CCA} = 5 V ± 0.5 V, V _{CCB} = 2.7 V TO 3.6 V		UNIT
			MIN	MAX	MIN	MAX	
^t PHL	А	В	1	7.1	1	7	
t _{PLH}	K	В	1	6	1	7	ns
^t PHL	В	А	1	6.8	1	6.2	ns
t _{PLH}	В	^	1	6.1	1	5.3	115
t _{PZL}	ŌĒ	A	1	9	1	9	ns
^t PZH		۸	1	8.3	1	8	115
t _{PZL}	ŌĒ	В	1	8.2	1	10	no
^t PZH	OE	D	1	8.1	1	10.2	ns
t _{PLZ}		Δ.	1	4.7	1	5.2	
^t PHZ	ŌĒ	А	1	4.9	1	5.2	ns
t _{PLZ}	OE B	D	1	5.4	1	5.4	ns
^t PHZ		1	6.3	1	7.4	115	


operating characteristics, V_{CCA} = 5 V, V_{CCB} = 3.3 V, T_A = 25°C


PARAMETER		TEST C	ONDITIONS	TYP	UNIT	
C _{pd} Power dissipation capacitance per transceiver		Outputs enabled	C. 0 6 40 MHz		20	pF
		Outputs disabled	$C_L = 0$, $f = 10 \text{ MHz}$	6.5		

PARAMETER MEASUREMENT INFORMATION FOR A TO B V_{CCA} = 4.5 V TO 5.5 V AND V_{CCB} = 2.7 V TO 3.6 V



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	6 V
tPHZ/tPZH	GND






NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION FOR A TO B $V_{CCA} = 4.5 \text{ V}$ TO 5.5 V AND $V_{CCB} = 3.6 \text{ V}$ TO 5.5 V



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION FOR B TO A $V_{CCA} = 4.5 \text{ V TO } 5.5 \text{ V AND } V_{CCB} = 2.7 \text{ V TO } 3.6 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.


Figure 3. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION FOR B TO A $V_{CCA} = 4.5 \text{ V}$ TO 5.5 V AND $V_{CCB} = 3.6 \text{ V}$ TO 5.5 V



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	GND





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 4. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated