SCDS031H - MAY 1996 - REVISED MAY 2000

- Standard '16244-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages, and Ceramic Flat (WD) Package

#### description

The 'CBT16244 devices provide 16 bits of high-speed TTL-compatible bus switching in a standard '16244 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

These devices are organized as four 4-bit low-impedance switches with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the switch is on, and data can flow from port A to port B, or vice versa. When  $\overline{OE}$  is high, the switch is open, and a high-impedance state exists between the two ports.

The SN54CBT16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74CBT16244 is characterized for operation from -40°C to 85°C.

#### SN54CBT16244 . . . WD PACKAGE SN74CBT16244 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

1				1
10E	1	U	48	20E
1B1	2		47	1A1
1B2	3		46	1A2
GND [	4		45	GND
1B3 🛚	5		44	1A3
1B4 🛚	6		43	] 1A4
v <sub>cc</sub> [	7		42	] v <sub>cc</sub>
2B1 [	8		41	2A1
2B2 🛚	9		40	2A2
GND [	10		39	GND
2B3 🛚	11		38	2A3
2B4 🛚	12		37	2A4
3B1 🛚	13		36	3A1
3B2 🛚	14		35	3A2
GND [	15		34	GND
3B3 [	16		33	3A3
3B4 🛚	17		32	3A4
v <sub>cc</sub> [	18		31	] v <sub>cc</sub>
4B1 [	19		30	] 4A1
4B2 🛚	20		29	] 4A2
GND [	21		28	GND
4B3 [	22		27	4A3
4B4 [	23		26	] 4A4
40E [	24		25	30E
	ĺ			

# FUNCTION TABLE (each 4-bit bus switch)


INPUT OE	OUTPUTS A, B					
L	A port = B port					
Н	Z					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, $I_{IK}$ ( $V_{I/O} < 0$ )		–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	: DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
Storage temperature range, T <sub>sto</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## recommended operating conditions (see Note 3)

		SN54CB	T16244	SN74CB	UNIT	
			MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	4	5.5	V
VIH	High-level control input voltage	2		2		V
VIL	Low-level control input voltage		0.8		0.8	V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54CBT16244			SN74CBT16244			LINUT	
					MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$				-1.2			-1.2	V	
Ц		VCC = 0	V <sub>I</sub> = 5.5 V			10			10			
		V <sub>CC</sub> = 5.5 V	$V_{I} = 5.5 \text{ V or}$	±1			±1			μΑ		
ICC		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0,				3.2			3	μА	
Δl <sub>CC</sub> ‡	Control inputs	V <sub>CC</sub> = 5.5 V, Other inputs at V <sub>CC</sub> or GND	One input at			2.5			2.5	mA		
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				2.5			2.5		pF	
C <sub>io(OFF</sub>	=)	$V_O = 3 V \text{ or } 0,$	OE = VCC			4.5			4.5		рF	
		$V_{CC} = 4 V$ ,	$V_{I} = 2.4 V$ ,	$I_I = 15 \text{ mA}$			20			20		
r <sub>on</sub> §			$V_{I} = 0,$	I <sub>I</sub> = 64 mA		5	10		5	7	Ω	
ions		V <sub>CC</sub> = 4.5 V	$V_{I} = 0,$	$I_I = 30 \text{ mA}$		5	10		5	7	22	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		8	14		8	12		

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54CBT16244				SN74CBT16244				
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}\P$	A or B	B or A				0.8*		0.35		0.25	ns
t <sub>en</sub>	ŌE	A or B		10.3	1	9.2		5.5	1	5.1	ns
<sup>t</sup> dis	ŌĒ	A or B		9.7	1	8.2		5.2	1	5.4	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.




<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . ‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

<sup>§</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \,\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated