
- **Member of the Texas Instruments** Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **DOC**[™] (Dynamic Output Control) Circuit **Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation**
- **Less Than 2-ns Maximum Propagation** Delay at 2.5-V and 3.3-V V_{CC}
- **Dynamic Drive Capability Is Equivalent to** Standard Outputs With IOH and IOL of \pm 24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- **I**off Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- **Package Options Include Plastic Thin** Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OI} vs I_{OI} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 16-bit buffer/driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVCH16244 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)


10E	Γ	1	U	48	h	2 <mark>OE</mark>
1Y1	Ī	2			6	1A1
1Y2	Ī	3				1A2
GND	Ī	4			_	GND
1Y3	Ī	5			_	1A3
1Y4		6		43	6	1A4
V_{CC}		7		42	b	V_{CC}
2Y1		8		41	þ	2A1
2Y2		9		40	1	2A2
GND		10		39	1	GND
2Y3		11		38	1	2A3
2Y4		12		37	1	2A4
3Y1		13		36		3A1
3Y2		14		35	1	3A2
GND		15		34		GND
3Y3		16		33		3A3
3Y4		17		32	•	3A4
V_{CC}		18		31	•	V_{CC}
4Y1		19		30		4A1
4Y2		20		29	0	4A2
GND		21		28	0	GND
4Y3		22		27	0	4A3
4Y4		23		26	0	4 <u>A4</u>
4OE		24		25	þ	3 O E
		_			ı	

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Y
L	L	L
L	Н	Н
н	Χ	Z




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



PRODUCT PREVIEW

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT			
V/00	Supply voltage	Operating	1.4	3.6	V			
VCC	Su pp iy voltage	Data retention only	1.2		V			
		V _{CC} = 1.2 V	Vcc					
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V _{CC}					
V_{IH}	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7					
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2					
		V _{CC} = 1.2 V		GND				
		V _{CC} = 1.4 V to 1.6 V		0.35 × V _{CC}				
V_{IL}	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V			
		V _{CC} = 2.3 V to 2.7 V		0.7				
		V _{CC} = 3 V to 3.6 V		0.8				
٧ _I	Input voltage		0	3.6	V			
\/ -	Output voltage	Active state	0	Vcc	V			
VO	Output voltage	3-state	0	3.6	v v			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2				
lavia	Static high-level output current [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4				
IOHS	Static high-level output current	V _{CC} = 2.3 V to 2.7 V		-8	mA			
		V _{CC} = 3 V to 3.6 V		-12	1			
		V _{CC} = 1.4 V to 1.6 V		2				
lors	Charlie lave lavel autout average †	V _{CC} = 1.65 V to 1.95 V		4				
	Static low-level output current [†]	V _{CC} = 2.3 V to 2.7 V		8	mA			
		V _{CC} = 3 V to 3.6 V		12				
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V			
TA	Operating free-air temperature		-40	85	°C			

Topynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		VCC	MIN	TYP [†]	MAX	UNIT	
		I _{OHS} = -100 μA	1.4	V to 3.6 V	V _{CC} -0.	.2			
		$I_{OHS} = -2 \text{ mA}, \qquad V_{IH} = 0.9$	1 V	1.4 V	1.05				
Voн		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.0^{\circ}$	7 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7$	V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$		3 V	2.3				
		I _{OLS} = 100 μA	1.4	V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA}, \qquad V_{IL} = 0.49$) V	1.4 V			0.4		
VOL		$I_{OLS} = 4 \text{ mA}, \qquad V_{IL} = 0.57$	′ V	1.65 V			0.45	V	
		$I_{OLS} = 8 \text{ mA}, \qquad V_{IL} = 0.7$	V	2.3 V			0.55		
		$I_{OLS} = 12 \text{ mA}, \qquad V_{IL} = 0.8$	V	3 V			0.7		
ΙΙ	Control inputs	V _I = V _{CC} or GND		3.6 V			±2.5	μΑ	
	•	V _I = 0.57 V		1.65 V	25				
I _{BHL} ‡		V _I = 0.7 V		2.3 V	45			μΑ	
		V _I = 0.8 V		3 V	75				
		V _I = 1.07 V		1.65 V	-25			μА	
IBHH§		V _I = 1.7 V		2.3 V	-45				
		V _I = 2 V		3 V	-75				
				1.95 V	200				
IBHLO	¶	$V_I = 0$ to V_{CC}		2.7 V	300			μΑ	
				3.6 V	500				
				1.95 V	-200				
Івнно) [#]	$V_I = 0$ to V_{CC}		2.7 V	-300			μΑ	
				3.6 V	-500				
l _{off}		V _I or V _O = 3.6 V		0			±10	μΑ	
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$		3.6 V			40	μΑ	
	Control inputs			2.5 V					
Ci		V. Vacar CND		3.3 V					
	Data inputs	V _I = V _{CC} or GND		2.5 V				pF	
	Data inputs			3.3 V					
C	Outputs	V V ST CND		2.5 V				pF	
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V				μr	

[†] Typical values are measured at $T_A = 25$ °C.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

[¶] An external driver must source at least I_{BHLO} to switch this node from low to high. # An external driver must sink at least I_{BHHO} to switch this node from high to low.

PRODUCT PREVIEW


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	VCC =	1.5 V 1 V	V _{CC} = ± 0.1		V _{CC} =		V _{CC} =		UNIT
	(1141 01)	(001101)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ										ns
ten	ŌĒ	Υ										ns
t _{dis}	ŌĒ	Υ										ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
			1201 GONDINONG	TYP	TYP	TYP	Oilii	
		Power dissipation	Outputs enabled	Cı = 0. f = 10 MHz				ρF
	pd	capacitance	Outputs disabled	$C_L = 0$, $f = 10 MHz$				þΓ

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 \text{ V}$ AND 1.5 V \pm 0.1 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns. $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpl H and tpHl are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$






V_{CC}/2


VOLTAGE WAVEFORMS

Input

VCC


V_{CC}/2





VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES



PROPAGATION DELAY TIMES


- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms





PRODUCT PREVIEW


PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$




TEST	S1
^t pd	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND









NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated