- Member of the Texas Instruments *Widebus™* Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Ideal for Use in PC133 Registered DIMM Applications
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

## description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications*, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 20-bit universal bus driver is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ) input. The device operates in the transparent mode when the latch-enable ( $\overline{LE}$ ) input is low. When  $\overline{LE}$  is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If  $\overline{LE}$  is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SCES170F – DECEMBER 1998 – REVISED FEBRUARY 2000

## description (continued)

The SN74AVC16836 is characterized for operation from -40°C to 85°C.

### terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)								
			, 1					
OE		$\bigcirc$ 56	СГК					
Y1	<b>[</b> 2	55	] A1					
Y2	<b>[</b> ]3	54	] A2					
GND	<b>[</b> 4	53	] GND					
Y3	<b>[</b> 5	52	] A3					
Y4	6	51	<b>]</b> A4					
$V_{CC}$	<b>[</b> 7	50	]v <sub>cc</sub>					
Y5	8	49	] A5					
Y6	<b>Q</b> 9	48	] A6					
Y7	<b>[</b> 10		] A7					
GND	<b>[</b> ] 11		GND					
Y8	_	45	<b>A</b> 8					
Y9	<b>1</b> 3	44	E					
Y10	<b>[</b> ] 14		A10					
Y11	15		A11					
Y12			A12					
Y13	<b>1</b> 7	40	E					
GND	18		[] GND					
Y14	-	38	E					
Y15	20	37						
Y16	21		A16					
V <sub>CC</sub>	22	35	Vcc					
Y17	23	34	E					
Y18		33	E					
GND	25	32	<b>F</b>					
Y19	26	31	A19					
Y20	27	30	A20					
NC	28	29	<u>l le</u>					

NC - No internal connection


**FUNCTION TABLE** (each universal bus driver)

	INPUTS							
OE	LE	CLK	Α	Y				
Н	Х	Х	Х	Z				
L	L	Х	L	L				
L	L	Х	Н	н				
L	Н	$\uparrow$	L	L				
L	Н	$\uparrow$	н	Н				
L	Н	L or H	Х	Y <sub>0</sub> †				

<sup>†</sup> Output level before the indicated steady-state input conditions were established




logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SCES170F - DECEMBER 1998 - REVISED FEBRUARY 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, $V_O$	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, $V_{O}$	
(see Notes 1 and 2)	$\dots$ –0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T <sub>stg</sub>	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES170F - DECEMBER 1998 - REVISED FEBRUARY 2000

## recommended operating conditions (see Note 4)

			MIN	MAX	UNI	
V <sub>CC</sub> Supply voltage	Quantum stars	Operating	1.4	3.6	v	
	Supply voltage	Data retention only	1.2		V	
		V <sub>CC</sub> = 1.2 V	V <sub>CC</sub>			
		V <sub>CC</sub> = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		$V_{CC}$ = 2.3 V to 2.7 V	1.7			
		V <sub>CC</sub> = 3 V to 3.6 V	2			
VIL		V <sub>CC</sub> = 1.2 V		GND		
		V <sub>CC</sub> = 1.4 V to 1.6 V		$0.35 \times V_{CC}$		
	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
		V <sub>CC</sub> = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
		Active state	0	VCC		
VO	Output voltage	3-state	0	3.6	v	
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2		
	Static bigh lovel output ourseat	V <sub>CC</sub> = 1.65 V to 1.95 V		-4	1.	
IOHS	Static high-level output current <sup>†</sup>	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	m/	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12		
		V <sub>CC</sub> = 1.4 V to 1.6 V		2		
	Static low loval autout autroat <sup>+</sup>	V <sub>CC</sub> = 1.65 V to 1.95 V		4	mA	
IOLS	Static low-level output current <sup>†</sup>	$V_{CC}$ = 2.3 V to 2.7 V		8		
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/	
TA	Operating free-air temperature	•	-40	85	°C	

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES170F - DECEMBER 1998 - REVISED FEBRUARY 2000

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	VCC	MIN TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OHS</sub> = -100 μA		1.4 V to 3.6 V	V <sub>CC</sub> -0.2			
		$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05			
VOH		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2		V	
		$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2.3			
		I <sub>OLS</sub> = 100 μA		1.4 V to 3.6 V		0.2		
		$I_{OLS} = 2 \text{ mA},$	V <sub>IL</sub> = 0.49 V	1.4 V		0.4		
VOL		$I_{OLS} = 4 \text{ mA},$	$V_{IL} = 0.57 V$	1.65 V		0.45	V	
	I <sub>OLS</sub> = 8 mA,	$V_{IL} = 0.7 V$	2.3 V		0.55			
		I <sub>OLS</sub> = 12 mA,	$V_{IL} = 0.8 V$	3 V			0.7	
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V		±2.5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0		±10	μΑ	
IOZ		$V_{O} = V_{CC} \text{ or } GND$		3.6 V		±10	μΑ	
ICC		$V_I = V_{CC} \text{ or } GND,$	IO = 0	3.6 V		40	μΑ	
	Control inputo			2.5 V				
<b>C</b> .	Control inputs			3.3 V			~	
Ci	Data inputa	$V_{I} = V_{CC} \text{ or } GND$		2.5 V			pF	
	Data inputs			3.3 V			1	
<u> </u>	Outputo			2.5 V			~	
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V			pF	

<sup>†</sup> Typical values are measured at  $T_A = 25^{\circ}C$ .

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V <sub>CC</sub> = 1.2 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT			
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock free													MHz	
+	Pulse	LE low												ns	
tw	duration	CLK high or low												115	
	•	Data before CLK↑													
t <sub>su</sub>	Setup time		Data	CLK high											ns
		before LE↑	CLK low											1	
	Hold	Data after CLK1	K↑												
th	time	Data after LE↑	CLK high or low											ns	



SCES170F - DECEMBER 1998 - REVISED FEBRUARY 2000

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = ± 0.2	1.5 V 1 V	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>												MHz
	А											
t <sub>pd</sub>	LE	Y										ns
	CLK											
t <sub>en</sub>	OE	Y										ns
<sup>t</sup> dis	OE	Y										ns

## switching characteristics, $T_A = 0^{\circ}C$ to $85^{\circ}C$ , $C_L = 0 \text{ pF}^{\dagger}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.15 V MIN MAX	UNIT
<sup>t</sup> pd	A	Y		
	CLK	T		ns


<sup>†</sup> Texas Instruments SPICE simulation data

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
	FARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT
	Power dissipation Outputs enable		C = 0 f = 10 MHz				ъЕ
Cpd	capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$				pF




SCES170F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. Cl includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tPLH and tPHL are the same as tpd.

## Figure 2. Load Circuit and Voltage Waveforms






- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

#### Figure 3. Load Circuit and Voltage Waveforms







- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

## Figure 4. Load Circuit and Voltage Waveforms



## SN74AVC16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES170F – DECEMBER 1998 – REVISED FEBRUARY 2000

PARAMETER MEASUREMENT INFORMATION  $V_{CC} = 3.3 V \pm 0.3 V$  $\odot 2 \times V_{CC}$ TEST **S**1 **S1** O Open **500** Ω From Output Open tpd  $\ \land \land \land$ **Under Test** GND  $2 \times V_{CC}$ tPLZ/tPZL GND tPHZ/tPZH  $C_L = 30 \text{ pF}$ **500** Ω (see Note A) LOAD CIRCUIT tw Vcc V<sub>CC</sub>/2 V<sub>CC</sub>/2 Input Vcc Timing • 0 V V<sub>CC</sub>/2 Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t<sub>su</sub> th Vcc Data Output V<sub>CC</sub>/2 V<sub>CC</sub>/2 Vcc Input Control 0 V V<sub>CC</sub>/2 V<sub>CC</sub>/2 (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES <sup>t</sup>PZL - t<sub>PLZ</sub> Output V<sub>CC</sub> Vcc Waveform 1 V<sub>CC</sub>/2 Input S1 at  $2 \times V_{CC}$ V<sub>OL</sub> + 0.3 V Vcc/2 V<sub>CC</sub>/2 VOL (see Note B) 0 V tPZH -- tphz tpi F <sup>t</sup>PHL Output \_\_\_\_\_ Vон V<sub>OH</sub> – 0.3 V VOH Waveform 2 V<sub>CC</sub>/2 Output V<sub>CC</sub>/2 S1 at GND V<sub>CC</sub>/2 0 V (see Note B) VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** 

- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tpLH and tpHL are the same as  $t_{pd}$ .

## Figure 5. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated