


SN54LV4053A, SN74LV4053A TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS430B – MAY 1999 – REVISED JUNE 2000

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **2-V to 5.5-V V_{CC} Operation**
- **Support Mixed-Mode Voltage Operation on All Ports**
- **High On-Off Output-Voltage Ratio**
- **Low Crosstalk Between Switches**
- **Individual Switch Controls**
- **Extremely Low Input Current**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, and Standard Plastic (N) and Ceramic (J) DIPs**

SN54LV4053A . . . J OR W PACKAGE
SN74LV4053A . . . D, DB, DGV, N, NS, OR PW PACKAGE
(TOP VIEW)



description

These triple 2-channel CMOS analog multiplexers/demultiplexers are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV4053A devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

The SN54LV4053A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV4053A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				ON CHANNELS
INH	C	B	A	
L	L	L	L	1Y0, 2Y0, 3Y0
L	L	L	H	1Y1, 2Y0, 3Y0
L	L	H	L	1Y0, 2Y1, 3Y0
L	L	H	H	1Y1, 2Y1, 3Y0
L	H	L	L	1Y0, 2Y0, 3Y1
L	H	L	H	1Y1, 2Y0, 3Y1
L	H	H	L	1Y0, 2Y1, 3Y1
L	H	H	H	1Y1, 2Y1, 3Y1
H	X	X	X	None



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000, Texas Instruments Incorporated

SN54LV4053A, SN74LV4053A TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS


SCLS430B – MAY 1999 – REVISED JUNE 2000

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LV4053A, SN74LV4053A

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS430B – MAY 1999 – REVISED JUNE 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7.0 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7.0 V
Switch I/O voltage range, V_{IO} (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–20 mA
I/O diode current, I_{IOK} ($V_{IO} < 0$ or $V_{IO} > V_{CC}$)	±50 mA
Switch through current, I_T ($V_{IO} = 0$ to V_{CC})	±25 mA
Continuous current through V_{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	73°C/W
DB package	82°C/W
DGV package	120°C/W
N package	67°C/W
NS package	64°C/W
PW package	108°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN74LV4053A		SN74LV4053A		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		2 [‡]	5.5	2 [‡]	5.5	V
V_{IH}	High-level input voltage, control inputs	$V_{CC} = 2$ V	1.5		1.5		V
		$V_{CC} = 2.3$ V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 3$ V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 4.5$ V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
V_{IL}	Low-level input voltage, control inputs	$V_{CC} = 2$ V		0.5		0.5	V
		$V_{CC} = 2.3$ V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
		$V_{CC} = 3$ V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
		$V_{CC} = 4.5$ V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
V_I	Control input voltage		0	5.5	0	5.5	V
V_{IO}	Input/output voltage		0	V_{CC}	0	V_{CC}	V
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3$ V to 2.7 V	0	200	0	200	ns/V
		$V_{CC} = 3$ V to 3.6 V	0	100	0	100	
		$V_{CC} = 4.5$ V to 5.5 V	0	20	0	20	
T_A	Operating free-air temperature		–55	125	–40	85	°C

[‡] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54LV4053A, SN74LV4053A

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS430B – MAY 1999 – REVISED JUNE 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54LV4053A		SN74LV4053A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
R _{on} On-state switch resistance	I _T = 2 mA, V _I = V _{CC} or GND, V _{INH} = V _{IL} (see Figure 1)	2.3 V		41	180		225		225	Ω
		3 V		30	150		190		190	
		4.5 V		23	75		100		100	
R _{on(P)} Peak on-state resistance	I _T = 2 mA, V _I = V _{CC} to GND, V _{INH} = V _{IL}	2.3 V		139	500		600		600	Ω
		3 V		63	180		225		225	
		4.5 V		35	100		125		125	
ΔR _{on} Difference in on-state resistance between switches	I _T = 2 mA, V _I = V _{CC} to GND, V _{INH} = V _{IL}	2.3 V		2	30		40		40	Ω
		3 V		1.6	20		30		30	
		4.5 V		1.3	15		20		20	
I _I Control input current	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1		±1	μA
I _{soff} Off-state switch leakage current	V _I = V _{CC} and V _O = GND, or V _I = GND and V _O = V _{CC} , V _{INH} = V _{IH} (see Figure 2)	5.5 V			±0.1		±1		±1	μA
I _{son} On-state switch leakage current	V _I = V _{CC} or GND, V _{INH} = V _{IH} (see Figure 3)	5.5 V			±0.1		±1		±1	μA
I _{CC} Supply current	V _I = V _{CC} or GND	5.5 V					20		20	μA
C _{IC} Control input capacitance				2						pF
C _{IS} Common terminal capacitance				8.2						pF
C _{OS} Switch terminal capacitance				5.6						pF
C _T Feed-through capacitance				0.5						pF

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A = 25°C			SN54LV4053A		SN74LV4053A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} , t _{PHL} Propagation delay time	COM or Y _n	Y _n or COM	C _L = 15 pF, (see Figure 4)		2.5	10		16		16	ns
t _{PZH} , t _{PZL} Enable delay time	INH	COM or Y _n	C _L = 15 pF, (see Figure 5)		7.6	18		23		23	ns
t _{PHZ} , t _{PLZ} Disable delay time	INH	COM or Y _n	C _L = 15 pF, (see Figure 5)		7.7	18		23		23	ns
t _{PLH} , t _{PHL} Propagation delay time	COM or Y _n	Y _n or COM	C _L = 50 pF, (see Figure 4)		4.4	12		18		18	ns
t _{PZH} , t _{PZL} Enable delay time	INH	COM or Y _n	C _L = 50 pF, (see Figure 5)		8.8	28		35		35	ns
t _{PHZ} , t _{PLZ} Disable delay time	INH	COM or Y _n	C _L = 50 pF, (see Figure 5)		11.7	28		35		35	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV4053A, SN74LV4053A

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS430B – MAY 1999 – REVISED JUNE 2000

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A = 25°C			SN54LV4053A		SN74LV4053A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} , t _{PHL}	Propagation delay time	COM or Y _n	Y _n or COM	C _L = 15 pF, (see Figure 4)	1.6	6		10		10	ns
t _{PZH} , t _{PZL}	Enable delay time	INH	COM or Y _n	C _L = 15 pF, (see Figure 5)	5.3	12		15		15	ns
t _{PHZ} , t _{PLZ}	Disable delay time	INH	COM or Y _n	C _L = 15 pF, (see Figure 5)	6.1	12		15		15	ns
t _{PLH} , t _{PHL}	Propagation delay time	COM or Y _n	Y _n or COM	C _L = 50 pF, (see Figure 4)	2.9	9		12		12	ns
t _{PZH} , t _{PZL}	Enable delay time	INH	COM or Y _n	C _L = 50 pF, (see Figure 5)	6.1	20		25		25	ns
t _{PHZ} , t _{PLZ}	Disable delay time	INH	COM or Y _n	C _L = 50 pF, (see Figure 5)	8.9	20		25		25	ns

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A = 25°C			SN54LV4053A		SN74LV4053A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} , t _{PHL}	Propagation delay time	COM or Y _n	Y _n or COM	C _L = 15 pF, (see Figure 4)	0.9	4		7		7	ns
t _{PZH} , t _{PZL}	Enable delay time	INH	COM or Y _n	C _L = 15 pF, (see Figure 5)	3.8	8		10		10	ns
t _{PHZ} , t _{PLZ}	Disable delay time	INH	COM or Y _n	C _L = 15 pF, (see Figure 5)	4.6	8		10		10	ns
t _{PLH} , t _{PHL}	Propagation delay time	COM or Y _n	Y _n or COM	C _L = 50 pF, (see Figure 4)	1.8	6		8		8	ns
t _{PZH} , t _{PZL}	Enable delay time	INH	COM or Y _n	C _L = 50 pF, (see Figure 5)	4.3	14		18		18	ns
t _{PHZ} , t _{PLZ}	Disable delay time	INH	COM or Y _n	C _L = 50 pF, (see Figure 5)	6.3	14		18		18	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV4053A, SN74LV4053A

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS430B – MAY 1999 – REVISED JUNE 2000

analog switch characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC}	T _A = 25°C			UNIT
					MIN	TYP	MAX	
Frequency response (switch on)	COM or Y _n	Y _n or COM	C _L = 50 pF, R _L = 600 Ω, f _{in} = 1 MHz (sine wave) (see Note 5 and Figure 6)	2.3 V		30		MHz
				3 V		35		
				4.5 V		50		
Crosstalk (between any switches)	COM or Y _n	Y _n or COM	C _L = 50 pF, R _L = 600 Ω, f _{in} = 1 MHz (sine wave) (see Note 6 and Figure 7)	2.3 V		–45		dB
				3 V		–45		
				4.5 V		–45		
Crosstalk (control input to signal output)	INH	COM or Y _n	C _L = 50 pF, R _L = 600 Ω, f _{in} = 1 MHz (square wave) (see Figure 8)	2.3 V		20		mV
				3 V		35		
				4.5 V		65		
Feedthrough attenuation (switch off)	COM or Y _n	Y _n or COM	C _L = 50 pF, R _L = 600 Ω, f _{in} = 1 MHz (see Note 6 and Figure 9)	2.3 V		–45		dB
				3 V		–45		
				4.5 V		–45		
Sine-wave distortion	COM or Y _n	Y _n or COM	C _L = 50 pF, R _L = 10 kΩ, f _{in} = 1 kHz (sine wave) (see Figure 10)	V _I = 2 V _{p-p}	2.3 V		0.1	
				V _I = 2.5 V _{p-p}	3 V		0.1	
				V _I = 4 V _{p-p}	4.5 V		0.1	

NOTES: 5. Adjust f_{in} voltage to obtain 0-dBm output. Increase f_{in} frequency until dB meter reads –3 dB.
6. Adjust f_{in} voltage to obtain 0-dBm input.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	5.3	pF

PARAMETER MEASUREMENT INFORMATION




Figure 1. On-State Resistance Test Circuit

PARAMETER MEASUREMENT INFORMATION




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit




Figure 4. Propagation Delay Time, Signal Input to Signal Output

SN54LV4053A, SN74LV4053A TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS430B – MAY 1999 – REVISED JUNE 2000

PARAMETER MEASUREMENT INFORMATION




Figure 5. Switching Time (tPZL, tPLZ, tPZH, tPHZ), Control to Signal Output




Figure 6. Frequency Response (Switch On)

PARAMETER MEASUREMENT INFORMATION




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output




Figure 9. Feed-Through Attenuation (Switch Off)

SN54LV4053A, SN74LV4053A

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS430B – MAY 1999 – REVISED JUNE 2000

PARAMETER MEASUREMENT INFORMATION




Figure 10. Sine-Wave Distortion

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.