ZL50415



Features

- Integrated Single-Chip 10/100 Mbps Ethernet
 Switch
- 16 10/100 Mbps Autosensing, Fast Ethernet Ports with RMII or Serial Interface (7WS). Each port can independently use one of the two interfaces.
- Serial CPU interface for configuration
- Supports one Frame Buffer Memory domain with SRAM at 100 MHz
- Supports SRAM domain memory size 1 MB, or 2 MB
- Applies centralized shared memory architecture
- Up to 64K MAC addresses
- Maximum throughput is 2.4 Gbps non-blocking
- High performance packet forwarding (3.571M packets per second) at full wire speed
- Full Duplex Ethernet IEEE 802.3x Flow Control
- Backpressure flow control for Half Duplex ports
- Supports Ethernet multicasting and broadcasting and flooding control
- Supports per-system option to enable flow control for best effort frames even on QoS-enabled ports
- Load sharing among trunked ports can be based on source MAC and/or destination MAC.

Unmanaged 16-Port 10/100M Ethernet Switch

Data Sheet

February 2003

Ordering Information

ZL50415/GKC 553 Pin HSBGA

-40°C to 85°C

- Port Mirroring to a dedicated mirroring port
- Full set of LED signals provided by a serial interface
- 2 port trunking groups with up to 4 10/100 ports per group
- Built-In Self Test for internal and external SRAM
- Traffic Classification
 - 4 transmission priorities for Fast Ethernet ports with 2 dropping levels
 - Classification based on:
 - Port based priority
 - VLAN Priority field in VLAN tagged frame
 - DS/TOS field in IP packet
 - UDP/TCP logical ports: 8 hard-wired and 8 programmable ports, including one programmable range
 - The precedence of the above classifications is programmable.



Figure 1 - ZL50415 System Block Diagram

- QoS Support
 - Supports IEEE 802.1p/Q Quality of Service with 4 transmission priority queues with delay bounded, strict priority, and WFQ service disciplines
 - Provides 2 levels of dropping precedence with WRED mechanism
 - User controls the WRED thresholds.
 - Buffer management: per class and per port buffer reservations
 - Port-based priority: VLAN priority in a tagged frame can be overwritten by the priority of Port VLAN ID.
 - Hardware auto-negotiation through serial management interface (MDIO) for Ethernet ports
- · Built-in reset logic triggered by system malfunction
- I²C EEPROM for configuration
- 553 BGA package

Description

The ZL50415 is a high density, low cost, high performance, non-blocking Ethernet switch chip. A single chip provides 16 ports at 10/100 Mbps, for unmanaged switch applications.

The chip supports up to 64K MAC addresses. The centralized shared memory architecture permits a very high performance packet forwarding rate at up to 3.571M packets per second at full wire speed. The chip is optimized to provide low-cost, high-performance workgroup switching.

The Frame Buffer Memory domains utilize cost-effective, high-performance synchronous SRAM with aggregate bandwidth of 6.4 Gbps to support full wire speed on all ports simultaneously.

With delay bounded, strict priority, and/or WFQ transmission scheduling, and WRED dropping schemes, the ZL50415 provides powerful QoS functions for various multimedia and mission-critical applications. The chip provides 4 transmission priorities and 2 levels of dropping precedence. Each packet is assigned a transmission priority and dropping precedence based on the VLAN priority field in a VLAN tagged frame, or the DS/TOS field, and UDP/TCP logical port fields in IP packets. The ZL50415 recognizes a total of 16 UDP/TCP logical ports, 8 hard-wired and 8 programmable (including one programmable range).

The ZL50415 supports 2 groups of port trunking/load sharing. Each 10/100 group can contain up to 4 ports. Port trunking/load sharing can be used to group ports between interlinked switches to increase the effective network bandwidth.

In half-duplex mode, all ports support backpressure flow control, to minimize the risk of losing data during long activity bursts. In full-duplex mode, IEEE 802.3x flow control is provided. The ZL50415 also supports a persystem option to enable flow control for best effort frames, even on QoS-enabled ports.

The ZL50415 is fabricated using 0.25 micron technology. Inputs, however, are 3.3 V tolerant, and the outputs are capable of directly interfacing to LVTTL levels. The ZL50415 is packaged in a 553-pin Ball Grid Array package.

1.0 Block Functionality	13
1.1 Frame Data Buffer (FDB) Interfaces	.13
1.2 10/100 MAC Module (RMAC)	13
1.3 Configuration Interface Module	
1.4 Frame Engine	
1.5 Search Engine	
1.6 LED Interface	
1.7 Internal Memory	
2.0 System Configuration	14
2.1 Configuration Mode	
2.2 I2C Interface	
2.2.1 Start Condition	
2.2.2 Address	
2.2.3 Data Direction	
2.2.4 Acknowledgment	
2.2.5 Data	
2.2.6 Stop Condition 2.3 Synchronous Serial Interface	
2.3 Synchronous Senar Interface	
2.3.2 Read Command	
3.0 ZL50415 Data Forwarding Protocol	
3.1 Unicast Data Frame Forwarding	
3.2 Multicast Data Frame Forwarding	
4.0 Memory Interface	
4.1 Overview	
4.2 Detailed Memory Information	
4.3 Memory Requirements	.17
5.0 Search Engine	18
5.1 Search Engine Overview	18
5.2 Basic Flow	
5.3 Search, Learning, and Aging	
5.3.1 MAC Search	
5.3.2 Learning	
5.3.3 Aging	
5.4 Quality of Service	
5.5 Priority Classification Rule	
5.6 Port Based VLAN 5.7 Memory Configurations	
6.0 Frame Engine	
6.1 Data Forwarding Summary	
6.2 Frame Engine Details	
6.2.1 FCB Manager 6.2.2 Rx Interface	
6.2.3 RxDMA	
6.2.4 TxQ Manager	
6.3 Port Control	
6.4 TxDMA	
7.0 Quality of Service and Flow Control	
7.1 Model	
7.2 Four QoS Configurations 7.3 Delay Bound	
7.3 Delay Bound	
	20

7.5 Weighted Fair Queuing	
7.6 WRED Drop Threshold Management Support	
7.7 Buffer Management	
7.7.1 Dropping When Buffers Are Scarce	
7.8 ZL50415 Flow Control Basics	
7.8.1 Unicast Flow Control	
7.8.2 Multicast Flow Control	
7.9 Mapping to IETF Diffserv Classes	
8.0 Port Trunking	
8.1 Features and Restrictions	
8.2 Unicast Packet Forwarding	
8.3 Multicast Packet Forwarding	
8.4 Trunking	31
9.0 Port Mirroring	32
9.1 Port Mirroring Features	
9.2 Setting Registers for Port Mirroring	
10.0 GPSI (7WS) Interface	
10.1 GPSI connection	
10.2 SCAN LINK and SCAN COL interface	
11.0 LED Interface	
11.1 LED Interface Introduction	
11.2 Port Status	
11.3 LED Interface Timing Diagram	
12.0 Register Definition	
12.1 ZL50415 Register Description	
12.2 Group 0 Address MAC Ports Group	
12.2.1 ECR1Pn: Port N Control Register	
12.2.2 ECR2Pn: Port N Control Register	
12.3 Group 1 Address VLAN Group	
12.3.1 AVTCL – VLAN Type Code Register Low 12.3.2 AVTCH – VLAN Type Code Register High	
12.3.3 PVMAP00_0 – Port 00 Configuration Register 0	
12.3.4 PVMAP00_1 – Port 00 Configuration Register 1	
12.3.5 PVMAP00_3 – Port 00 Configuration Register 3	
12.4 Port Configuration Register	
12.4.1 PVMODE	
12.4.2 TRUNK0 MODE– Trunk group 0 mode	
12.4.3 TRUNK1_MODE – Trunk group 1 mode	
12.4.4 TX_AGE – Tx Queue Aging timer	
12.5 Group 4 Address Search Engine Group	
12.5.1 AGETIME_LOW – MAC address aging time Low	44
12.5.2 AGETIME_HIGH –MAC address aging time High	
12.5.3 SE_OPMODE – Search Engine Operation Mode	
12.6 Group 5 Address Buffer Control/QOS Group	
12.6.1 FCBAT – FCB Aging Timer	
12.6.2 QOSC – QOS Control	
12.6.3 FCR – Flooding Control Register	
12.6.4 AVPML – VLAN Priority Map	
12.6.5 AVPMM – VLAN Priority Map	
12.6.6 AVPMH – VLAN Priority Map 12.6.7 TOSPML – TOS Priority Map	
12.6.8 TOSPML – TOS Priority Map	
12.0.0 1 OGF MIM = 1 OG F HOHLY MAP	

12.6.9 TOSPMH – TOS Priority Map	.49
12.6.10 AVDM – VLAN Discard Map	
12.6.11 TOSDML – TOS Discard Map	.50
12.6.12 BMRC - Broadcast/Multicast Rate Control	.50
12.6.13 UCC – Unicast Congestion Control	
12.6.14 MCC – Multicast Congestion Control	
12.6.15 PR100 – Port Reservation for 10/100 ports	
12.6.16 SFCB – Share FCB Size	
12.6.17 C2RS – Class 2 Reserve Size	
12.6.18 C3RS – Class 3 Reserve Size	
12.6.19 C4RS – Class 4 Reserve Size	
12.6.20 C5RS – Class 5 Reserve Size	.53
12.6.21 C6RS – Class 6 Reserve Size	
12.6.22 C7RS – Class 7 Reserve Size	
12.6.23 Classes Byte Limit Set 0	
12.6.24 Classes Byte Limit Set 1	
12.6.25 Classes Byte Limit Set 2	
12.6.26 Classes Byte Limit Set 3	
12.6.27 Classes WFQ Credit Set 0	.55
12.6.28 Classes WFQ Credit Set 1	
12.6.29 Classes WFQ Credit Set 2	
12.6.30 Classes WFQ Credit Set 3	
12.6.31 RDRC0 – WRED Rate Control 0	
12.6.32 RDRC1 – WRED Rate Control 1	.56
12.6.33 User Defined Logical Ports and Well Known Ports	
12.7 Group 6 Address MISC Group	
12.7.1 MII_OP0 – MII Register Option 0	
12.7.2 MILOP1 – MII Register Option 1	
12.7.3 FEN – Feature Register	
12.7.4 MIIC0 – MII Command Register 0	
12.7.5 MIIC1 – MII Command Register 1	
12.7.6 MIIC2 – MII Command Register 2	
12.7.7 MIC3 – MII Command Register 3	
12.7.8 MIID0 – MII Data Register 0	
12.7.9 MIID1 – MII Data Register 1	
12.7.10 LED Mode – LED Control	
12.7.11 CHECKSUM - EEPROM Checksum	
12.8 Group 7 Address Port Mirroring Group	
12.8.1 MIRROR1 SRC – Port Mirror source port	
12.8.2 MIRROR1_DEST – Port Mirror destination	
12.8.3 MIRROR2_SRC – Port Mirror source port	
12.8.4 MIRROR2_DEST – Port Mirror destination	
12.9 Group F Address CPU Access Group	
12.9.1 GCR-Global Control Register	
12.9.2 DCR-Device Status and Signature Register	
12.9.3 DCR1-Chip status	
12.9.4 DPST – Device Port Status Register	
12.9.5 DTST – Data read back register	
12.9.6 PLLCR - PLL Control Register	
12.9.7 LCLK - LA_CLK delay from internal OE_CLK	.69
12.9.8 OECLK - Internal OE_CLK delay from SCLK	
12.9.9 DA – DA Register	
13.0 BGA and Ball Signal Descriptions	
13.1 BGA Views (TOP - View)	
13.1 DGA VIEWS (TOF - VIEW)	. / 1

71
72
73
73
79
85
85
86
87
87
88
90
91
92

List of Figures

Figure 1 - ZL50415 System Block Diagram
Figure 2 - Data Transfer Format for I2C Interface 14
Figure 3 - ZL50415 SRAM Interface Block Diagram (DMAs for 10/1000 Ports Only) 17
Figure 4 - Priority Classification Rule
Figure 5 - Memory Configuration For: 2 banks, 1 Layer, 2MB total
Figure 6 - Memory Configuration For: 2 banks, 2 Layer, 4MB total
Figure 7 - Memory Configuration For: 2 banks, 1 Layer, 4MB
Figure 8 - Buffer Partition Scheme Used to Implement Buffer Management in the ZL50415
Figure 9 - GPSI (7WS) mode connection diagram
Figure 10 - SCAN LINK and SCAN COLLISON status diagram
Figure 11 - Timing Diagram of LED Interface
Figure 12 - Local Memory Interface – Input setup and hold timing
Figure 13 - Local Memory Interface - Output valid delay timing
Figure 14 - AC Characteristics – Reduced media independent Interface
Figure 15 - AC Characteristics – Reduced Media Independent Interface
Figure 16 - AC Characteristics – LED Interface
Figure 17 - SCANLINK SCANCOL Output Delay Timing
Figure 18 - SCANLINK, SCANCOL Setup Timing
Figure 19 - MDIO Input Setup and Hold Timing
Figure 20 - MDIO Output Delay Timing
Figure 21 - I2C Input Setup Timing
Figure 22 - I2C Output Delay Timing
Figure 23 - Serial Interface Setup Timing
Figure 24 - Serial Interface Output Delay Timing

List of Tables

Table 1 - Memory Configuration	17
Table 1 - Memory Configuration Table 2 - Memory Map	17
Table 3 - Supported Memory Configurations (Pipeline SBRAM Mode)	
Table 4 - Options for Memory Configuration	
Table 5 - Two-dimensional World Traffic	25
Table 6 - Four QoS Configurations for a 10/100 Mbps Port	
Table 7 - WRED Drop Thresholds	
Table 8 - Mapping between ZL50415 and IETF Diffserv Classes for 10/100 Ports	30
Table 9 - ZL50415 Features Enabling IETF Diffserv Standards	
Table 10 - AC Characteristics – Local frame buffer SBRAM Memory Interface	88
Table 11 - AC Characteristics – Reduced Media Independent Interface	88
Table 12 - AC Characteristics – LED Interface	89
Table 13 - SCANLINK, SCANCOL Timing	90
Table 14 - MDIO Timing	
Table 15 - I2C Timing	
Table 16 - Serial Interface Timing	

1.0 Block Functionality

1.1 Frame Data Buffer (FDB) Interfaces

The FDB interface supports SBRAM memory at 100 MHz. To ensure a non-blocking switch, one memory domain with a 64 bit wide memory bus is required. At 100 MHz, the aggregate memory bandwidth is 6.4 Gbps, which is enough to support 16 10/100 Mbps.

The Switching Database is also located in the external SRAM; it is used for storing MAC addresses and their physical port number.

1.2 10/100 MAC Module (RMAC)

The 10/100 Media Access Control module provides the necessary buffers and control interface between the Frame Engine (FE) and the external physical device (PHY). The ZL50415 has two interfaces, RMII or Serial (only for 10M). The 10/100 MAC of the ZL50415 device meets the IEEE 802.3 specification. It is able to operate in either Half or Full Duplex mode with a back pressure/flow control mechanism. In addition, it will automatically retransmit upon collision for up to 16 total transmissions. The PHY address for 16 10/100 MAC are from 08h to 17h.

1.3 Configuration Interface Module

The ZL50415 supports a serial and an I^2C interface, which provides an easy way to configure the system. Once configured, the resulting configuration can be stored in an I^2C EEPROM.

1.4 Frame Engine

The main function of the frame engine is to forward a frame to its proper destination port or ports. When a frame arrives, the frame engine parses the frame header (64 bytes) and formulates a switching request, sent to the search engine, to resolve the destination port. The arriving frame is moved to the FDB. After receiving a switch response from the search engine, the frame engine performs transmission scheduling based on the frame's priority. The frame engine forwards the frame to the MAC module when the frame is ready to be sent.

1.5 Search Engine

The Search Engine resolves the frame's destination port or ports according to the destination MAC address (L2). It also performs MAC learning, priority assignment, and trunking functions.

1.6 LED Interface

The LED interface provides a serial interface for carrying 16 port status signals.

1.7 Internal Memory

Several internal tables are required and are described as follows:

- Frame Control Block (FCB) Each FCB entry contains the control information of the associated frame stored in the FDB, e.g. frame size, read/write pointer, transmission priority, etc.
- MCT Link Table The MCT Link Table stores the linked list of MCT entries that have collisions in the external MAC Table. The external MAC table is located in the FDB Memory.

Note: the external MAC table is located in the external SSRAM Memory.

2.0 System Configuration

2.1 Configuration Mode

The ZL50415 can be configured by EEPROM (24C02 or compatible) via an I²C interface at boot time, or via a synchronous serial interface during operation.

2.2 I²C Interface

The I²C interface uses two bus lines, a serial data line (SDA) and a serial clock line (SCL). The SCL line carries the control signals that facilitate the transfer of information from EEPROM to the switch. Data transfer is 8-bit serial and bidirectional, at 50 Kbps. Data transfer is performed between master and slave IC using a request / acknowledgment style of protocol. The master IC generates the timing signals and terminates data transfer. Figure 2 depicts the data transfer format.

START	SLAVE ADDRESS	R/W	ACK	DATA 1 (8 bits)	ACK	DATA 2	ACK	DATA M	ACK	STOP
	Figure 2 - Data Transfer Format for I ² C Interface									

2.2.1 Start Condition

Generated by the master (in our case, the ZL50415). The bus is considered to be busy after the Start condition is generated. The Start condition occurs if while the SCL line is High, there is a High-to-Low transition of the SDA line.

Other than in the Start condition (and Stop condition), the data on the SDA line must be stable during the High period of SCL. The High or Low state of SDA can only change when SCL is Low. In addition, when the I²C bus is free, both lines are High.

2.2.2 Address

The first byte after the Start condition determines which slave the master will select. The slave in our case is the EEPROM. The first seven bits of the first data byte make up the slave address.

2.2.3 Data Direction

The eighth bit in the first byte after the Start condition determines the direction (R/W) of the message. A master transmitter sets this bit to W; a master receiver sets this bit to R.

2.2.4 Acknowledgment

Like all clock pulses, the acknowledgment-related clock pulse is generated by the master. However, the transmitter releases the SDA line (High) during the acknowledgment clock pulse. Furthermore, the receiver must pull down the SDA line during the acknowledge pulse so that it remains stable Low during the High period of this clock pulse. An acknowledgment pulse follows every byte transfer.

If a slave receiver does not acknowledge after any byte, then the master generates a Stop condition and aborts the transfer.

If a master receiver does not acknowledge after any byte, then the slave transmitter must release the SDA line to let the master generate the Stop condition.

2.2.5 Data

After the first byte containing the address, all bytes that follow are data bytes. Each byte must be followed by an acknowledge bit. Data is transferred MSB first.

2.2.6 Stop Condition

Generated by the master. The bus is considered to be free after the Stop condition is generated. The Stop condition occurs if while the SCL line is High, there is a Low-to-High transition of the SDA line.

The I²C interface serves the function of configuring the ZL50415 at boot time. The master is the ZL50415, and the slave is the EEPROM memory.

2.3 Synchronous Serial Interface

The synchronous serial interface serves the function of configuring the ZL50415 *not* at boot time but via a PC. The PC serves as master and the ZL50415 serves as slave. The protocol for the synchronous serial interface is nearly identical to the I²C protocol. The main difference is that there is no acknowledgment bit after each byte of data transferred.

The unmanaged ZL50415 uses a synchronous serial interface to program the internal registers. To reduce the number of signals required, the register address, command and data are shifted in serially through the D0 pin. STROBE- pin is used as the shift clock. AUTOFD- pin is used as data return path.

Each command consists of four parts.

- START pulse
- Register Address
- Read or Write command
- Data to be written or read back

Any command can be aborted in the middle by sending a ABORT pulse to the ZL50415.

A START command is detected when D0 is sampled high when STROBE- rise and D0 is sampled low when STROBE- fall.

An ABORT command is detected when D0 is sampled low when STROBE- rise and D0 is sampled high when STROBE- fall.

2.3.1 Write Command



2.3.2 Read Command



All registers in ZL50415 can be modified through this synchronous serial interface.

3.0 ZL50415 Data Forwarding Protocol

3.1 Unicast Data Frame Forwarding

When a frame arrives, it is assigned a handle in memory by the Frame Control Buffer Manager (FCB Manager). An FCB handle will always be available, because of advance buffer reservations.

The memory (SRAM) interface is a 64-bit bus connected to SRAM bank. The Receive DMA (RxDMA) is responsible for multiplexing the data and the address. On a port's "turn," the RxDMA will move 8 bytes (or up to the end-of-frame) from the port's associated RxFIFO into memory (Frame Data Buffer, or FDB).

Once an entire frame has been moved to the FDB, and a good end-of-frame (EOF) has been received, the Rx interface makes a switch request. The RxDMA arbitrates among multiple switch requests.

The switch request consists of the first 64 bytes of a frame, containing among other things, the source and destination MAC addresses of the frame. The search engine places a switch response in the switch response queue of the frame engine when done. Among other information, the search engine will have resolved the destination port of the frame and will have determined that the frame is unicast.

After processing the switch response, the Transmission Queue Manager (TxQ manager) of the frame engine is responsible for notifying the destination port that it has a frame to forward to it. But first, the TxQ manager has to decide whether or not to drop the frame, based on global FDB reservations and usage, as well as TxQ occupancy at the destination. If the frame is not dropped, then the TxQ manager links the frame's FCB to the correct per-port-per-class TxQ. Unicast TxQ's are linked lists of transmission jobs, represented by their associated frames' FCB's. There is one linked list for each transmission class for each port. There are 4 transmission classes for each of the 16 10/ 100 ports

The TxQ manager is responsible for scheduling transmission among the queues representing different classes for a port. When the port control module determines that there is room in the MAC Transmission FIFO (TxFIFO) for another frame, it requests the handle of a new frame from the TxQ manager. The TxQ manager chooses among the head-of-line (HOL) frames from the per-class queues for that port, using a Zarlink Semiconductor scheduling algorithm.

The Transmission DMA (TxDMA) is responsible for multiplexing the data and the address. On a port's turn, the TxDMA will move 8 bytes (or up to the EOF) from memory into the port's associated TxFIFO. After reading the EOF, the port control requests a FCB release for that frame. The TxDMA arbitrates among multiple buffer release requests.

The frame is transmitted from the TxFIFO to the line.

3.2 Multicast Data Frame Forwarding

After receiving the switch response, the TxQ manager has to make the dropping decision. A global decision to drop can be made, based on global FDB utilization and reservations. If so, then the FCB is released and the frame is dropped. In addition, a selective decision to drop can be made, based on the TxQ occupancy at some subset of the multicast packet's destinations. If so, then the frame is dropped at some destinations but not others, and the FCB is not released.

If the frame is not dropped at a particular destination port, then the TxQ manager formats an entry in the multicast queue for that port and class. Multicast queues are physical queues (unlike the linked lists for unicast frames). There are 2 multicast queues for each of the 16 10/100 ports. The queue with higher priority has room for 32 entries and the queue with lower priority has room for 64 entries. There is one multicast queues for every two priority classes. For the 10/100 ports to map the 8 transmit priorities into 2 multicast queues, the 2 LSB are discarded.

During scheduling, the TxQ manager treats the unicast queue and the multicast queue of the same class as one logical queue. The older head of line of the two queues is forwarded first.

The port control requests a FCB release only after the EOF for the multicast frame has been read by all ports to which the frame is destined.

4.0 Memory Interface

4.1 Overview

The ZL50415 provides a 64-bit-wide SRAM bank with a 64-bit. Each DMA can read and write from the SRAM bank. The following figure provides an overview of the ZL50415 SRAM bank.





4.2 Detailed Memory Information

Because the bus for each bank is 64 bits wide, frames are broken into 8-byte granules, written to and read from memory.

4.3 Memory Requirements

To support 64K MAC address, 2 MB memory is required. When VLAN support is enabled, 512 entries of the MAC address table are used for storing the VLAN ID at VLAN Index Mapping Table.

Up to 1K Ethernet frame buffers are supported and they will use 1.5 MB of memory. Each frame uses 1536 bytes. The maximum system memory requirement is 2 MB. If less memory is desired, the configuration can scale down.

Memory Bank	Frame Buffer	Max MAC Address
1M	1K	32K
2M	2К	64K

Table 1 - Memory Configuration



5.0 Search Engine

5.1 Search Engine Overview

The ZL50415 search engine is optimized for high throughput searching, with enhanced features to support:

- Up to 64K MAC addresses
- 2 groups of port trunking
- Traffic classification into 4 transmission priorities, and 2 drop precedence levels
- Flooding, Broadcast, Multicast Storm Control
- MAC address learning and aging
- Port based VLAN

5.2 Basic Flow

Shortly after a frame enters the ZL50415 and is written to the Frame Data Buffer (FDB), the frame engine generates a Switch Request, which is sent to the search engine. The switch request consists of the first 64 bytes of the frame, which contain all the necessary information for the search engine to perform its task. When the search engine is done, it writes to the Switch Response Queue, and the frame engine uses the information provided in that queue for scheduling and forwarding.

In performing its task, the search engine extracts and compresses the useful information from the 64-byte switch request. Among the information extracted are the source and destination MAC addresses, the transmission and discard priorities, whether the frame is unicast or multicast. Requests are sent to the external SRAM to locate the associated entries in the external hash table.

When all the information has been collected from external SRAM, the search engine has to compare the MAC address on the current entry with the MAC address for which it is searching. If it is not a match, the process is repeated on the internal MCT Table. All MCT entries other than the first of each linked list are maintained internal to the chip. If the desired MAC address is still not found, then the result is either learning (source MAC address unknown) or flooding (destination MAC address unknown).

In addition, port based VLAN information is used to select the correct set of destination ports for the frame (for multicast), or to verify that the frame's destination port is associated with the VLAN (for unicast).

If the destination MAC address belongs to a port trunk, then the trunk number is retrieved instead of the port number. But on which port of the trunk will the frame be transmitted? This is easily computed using a hash of the source and destination MAC addresses.

When all the information is compiled, the switch response is generated, as stated earlier.

5.3 Search, Learning, and Aging

5.3.1 MAC Search

The search block performs source MAC address and destination MAC address searching. As we indicated earlier, if a match is not found, then the next entry in the linked list must be examined, and so on until a match is found or the end of the list is reached.

The port based VLAN bitmap is used to determine whether the frame should be forwarded to the outgoing port. When the egress port is not included in the ingress port VLAN bitmap, the packet is discarded.

The MAC search block is also responsible for updating the source MAC address timestamp and the VLAN port association timestamp, used for aging.

5.3.2 Learning

The learning module learns new MAC addresses and performs port change operations on the MCT database. The goal of learning is to update this database as the networking environment changes over time. Learning and port change will be performed based on memory slot availability only.

5.3.3 Aging

Aging time is controlled by register 400h and 401h.

The aging module scans and ages MCT entries based on a programmable "age out" time interval. As we indicated earlier, the search module updates the source MAC address timestamps for each frame it processes. When an entry is ready to be aged, the entry is removed from the table.

5.4 Quality of Service

Quality of Service (QoS) refers to the ability of a network to provide better service to selected network traffic over various technologies. Primary goals of QoS include dedicated bandwidth, controlled jitter and latency (required by some real-time and interactive traffic), and improved loss characteristics.

Traditional Ethernet networks have had no prioritization of traffic. Without a protocol to prioritize or differentiate traffic, a service level known as "best effort" attempts to get all the packets to their intended destinations with minimum delay; however, there are no guarantees. In a congested network or when a low-performance switch/router is overloaded, "best effort" becomes unsuitable for delay-sensitive traffic and mission-critical data transmission.

The advent of QoS for packet-based systems accommodates the integration of delay-sensitive video and multimedia traffic onto any existing Ethernet network. It also alleviates the congestion issues that have previously plagued such "best effort" networking systems. QoS provides Ethernet networks with the breakthrough technology to prioritize traffic and ensure that a certain transmission will have a guaranteed minimum amount of bandwidth.

Extensive core QoS mechanisms are built into the ZL50415 architecture to ensure policy enforcement and buffering of the ingress port, as well as weighted fair-queue(WFQ) scheduling at the egress port.

In the ZL50415, QoS-based policies sort traffic into a small number of classes and mark the packets accordingly. The QoS identifier provides specific treatment to traffic in different classes, so that different quality of service is provided to each class. Frame and packet scheduling and discarding policies are determined by the class to which the frames and packets belong. For example, the overall service given to frames and packets in the premium class will be better than that given to the standard class; the premium class is expected to experience lower loss rate or delay.

The ZL50415 supports the following QoS techniques:

- In a port-based setup, any station connected to the same physical port of the switch will have the same transmit priority.
- In a tag-based setup, a 3-bit field in the VLAN tag provides the priority of the packet. This priority can be mapped to different queues in the switch to provide QoS.
- In a TOS/DS-based set up, TOS stands for "Type of Service" that may include "minimize delay," "maximize throughput," or "maximize reliability." Network nodes may select routing paths or forwarding behaviors that are suitably engineered to satisfy the service request.
- In a logical port-based set up, a logical port provides the application information of the packet. Certain applications are more sensitive to delays than others; using logical ports to classify packets can help speed up delay sensitive applications, such as VoIP.

5.5 Priority Classification Rule

Figure 4 shows the ZL50415 priority classification rule.



Figure 4 - Priority Classification Rule

5.6 Port Based VLAN

An administrator can use the PVMAP Registers to configure the ZL50415 for port-based VLAN. For example, ports 1-3 might be assigned to the Marketing VLAN, ports 4-6 to the Engineering VLAN, and ports 7-9 to the Administrative VLAN. The ZL50415 determines the VLAN membership of each packet by noting the port on which it arrives. From there, the ZL50415 determines which outgoing port(s) is/are eligible to transmit each packet, or whether the packet should be discarded.

	Destination Port Numbers Bit Map				ар
Port Registers	15		2	1	0
Register for Port #0 PVMAP00_0[7:0] to PVMAP00_1[7:0]	0		1	1	0
Register for Port #1 PVMAP01_0[7:0] to PVMAP01_1[7:0]	0		1	1	1
Register for Port #2 PVMAP02_0[7:0] to PVMAP02_1[7:0]	0		0	0	0
Register for Port #15 PVMAP15_0[7:0] to PVMAP15_1[7:0]	0		0	0	0

For example, in the above table a **1** denotes that an outgoing port is eligible to receive a packet from an incoming port. A **0** (zero) denotes that an outgoing port is not eligible to receive a packet from an incoming port.

In this example:

- Data packets received at port #0 are eligible to be sent to outgoing ports 1 and 2.
- Data packets received at port #1 are eligible to be sent to outgoing ports 0, and 2.
- Data packets received at port #2 are not eligible to be sent to ports 0 and 1.

5.7 Memory Configurations

The ZL50415 supports the following memory configurations. . It supports 1M and 2M configurations.

Configuration	1M (Bootstrap pin TSTOUT7 = open)	2M (Bootstrap pin TSTOUT7 = pull down)	Connections
Single Layer (Bootstrap pin TSTOUT13 = open)	Two 128K x 32 SRAM/bank or One 128K x 64 SRAM/bank	Two 256K x 32 SRAM/bank	Connect 0E# and WE#
Double Layer (Bootstrap pin TSTOUT13 = pull down)	NA	Four 128K x 32 SRAM/bank or Two 128K x 64 SRAM/bank	Connect 0E0# and WE0# Connect 0E1# and WE1#

Table 3 - Supported Memory Configurations (Pipeline SBRAM Mode)

	Frame Data Buffer					
	Only	Bank A	Bank A a	and Bank B		
	1M (SRAM)	2M (SRAM)	1M/bank (SRAM)	2M/bank (SRAM)		
ZL50415	Х	Х				
ZL50416	Х	Х				
ZL50417			Х	Х		
ZL50418			Х	Х		

Table 4 - Options for Memory Configuration



Figure 5 - Memory Configuration For: 2 banks, 1 Layer, 2MB total



Figure 6 - Memory Configuration For: 2 banks, 2 Layer, 4MB total



Figure 7 - Memory Configuration For: 2 banks, 1 Layer, 4MB

6.0 Frame Engine

6.1 Data Forwarding Summary

When a frame enters the device at the RxMAC, the RxDMA will move the data from the MAC RxFIFO to the FDB. Data is moved in 8-byte granules in conjunction with the scheme for the SRAM interface.

A switch request is sent to the Search Engine. The Search Engine processes the switch request.

A switch response is sent back to the Frame Engine and indicates whether the frame is unicast or multicast, and its destination port or ports.

A Transmission Scheduling Request is sent in the form of a signal notifying the TxQ manager. Upon receiving a Transmission Scheduling Request, the device will format an entry in the appropriate Transmission Scheduling Queue (TxSch Q) or Queues. There are 4 TxSch Q for each 10/100, one for each priority. Creation of a queue entry either involves linking a new job to the appropriate linked list if unicast, or adding an entry to a physical queue if multicast.

When the port is ready to accept the next frame, the TxQ manager will get the head-of-line (HOL) entry of one of the TxSch Qs, according to the transmission scheduling algorithm (so as to ensure per-class quality of service). The unicast linked list and the multicast queue for the same port-class pair are treated as one logical queue. The older HOL between the two queues goes first. For 10/100 ports multicast queue 0 is associated with unicast queue 0 and multicast queue 1 is associated with unicast queue 2.

The TxDMA will pull frame data from the memory and forward it granule-by-granule to the MAC TxFIFO of the destination port.

6.2 Frame Engine Details

This section briefly describes the functions of each of the modules of the ZL50415 frame engine.

6.2.1 FCB Manager

The FCB manager allocates FCB handles to incoming frames, and releases FCB handles upon frame departure. The FCB manager is also responsible for enforcing buffer reservations and limits. The default values can be determined by referring to Chapter 8. In addition, the FCB manager is responsible for buffer aging, and for linking unicast forwarding jobs to their correct TxSch Q. The buffer aging can be enabled or disabled by the bootstrap pin and the aging time is defined in register FCBAT.

6.2.2 Rx Interface

The Rx interface is mainly responsible for communicating with the RxMAC. It keeps track of the start and end of frame and frame status (good or bad). Upon receiving an end of frame that is good, the Rx interface makes a switch request.

6.2.3 RxDMA

The RxDMA arbitrates among switch requests from each Rx interface. It also buffers the first 64 bytes of each frame for use by the search engine when the switch request has been made.

6.2.4 TxQ Manager

First, the TxQ manager checks the per-class queue status and global reserved resource situation, and using this information, makes the frame dropping decision after receiving a switch response. If the decision is not to drop, the TxQ manager requests that the FCB manager link the unicast frame's FCB to the correct per-port-perclass TxQ. If multicast, the TxQ manager writes to the multicast queue for that port and class. The TxQ manager can also trigger source port flow control for the incoming frame's source if that port is flow control enabled. Second, the TxQ manager handles transmission scheduling; it schedules transmission among the queues representing different classes for a port. Once a frame has been scheduled, the TxQ manager reads the FCB information and writes to the correct port control module.

6.3 Port Control

The port control module calculates the SRAM read address for the frame currently being transmitted. It also writes start of frame information and an end of frame flag to the MAC TxFIFO. When transmission is done, the port control module requests that the buffer be released.

6.4 TxDMA

The TxDMA multiplexes data and address from port control, and arbitrates among buffer release requests from the port control modules.

7.0 Quality of Service and Flow Control

7.1 Model

Quality of service is an all-encompassing term for which different people have different interpretations. In general, the approach to quality of service described here assumes that we do not know the offered traffic pattern. We also assume that the incoming traffic is not policed or shaped. Furthermore, we assume that the network manager knows his applications, such as voice, file transfer, or web browsing, and their relative importance. The manager can then subdivide the applications into classes and set up a service contract with each. The contract may consist of bandwidth or latency assurances per class. Sometimes it may even reflect an estimate of the traffic mix offered to the switch. As an added bonus, although we do not assume anything about the arrival pattern, if the incoming traffic is policed or shaped, we may be able to provide additional assurances about our switch's performance.

Table 6 shows examples of QoS applications with three transmission priorities, but best effort (P0) traffic may form a fourth class with no bandwidth or latency assurances.

Goals	Total Assured Bandwidth (user defined)	Low Drop Probability (low-drop)	High Drop Probability (high-drop)
Highest transmission priority, P3	50 Mbps	Apps: phone calls, circuit emulation. Latency: < 1 ms. Drop: No drop if P3 not oversubscribed.	Apps: training video. Latency: < 1 ms. Drop: No drop if P3 not oversubscribed; first P3 to drop otherwise.
Middle transmission priority, P2	37.5 Mbps	Apps: interactive apps, Web business. Latency: < 4-5 ms. Drop: No drop if P2 not oversubscribed.	Apps: non-critical interactive apps. Latency: < 4-5 ms. Drop: No drop if P2 not oversubscribed; firstP2 to drop otherwise.
Low transmission priority, P1	12.5 Mbps	Apps: emails, file backups. Latency: < 16 ms desired, but not critical. Drop: No drop if P1 not oversubscribed.	Apps: casual web browsing. Latency: < 16 ms desired, but not critical. Drop: No drop if P1 not oversubscribed; first to drop otherwise.
Total	100 Mbps		

Table 5 - Two-dimensional World Traffic

A class is capable of offering traffic that exceeds the contracted bandwidth. A well-behaved class offers traffic at a rate no greater than the agreed-upon rate. By contrast, a misbehaving class offers traffic that exceeds the agreed-upon rate. A misbehaving class is formed from an aggregation of misbehaving microflows. To achieve high link utilization, a misbehaving class is allowed to use any idle bandwidth. However, such leniency must not degrade the quality of service (QoS) received by well-behaved classes.

As Table 6 illustrates, the six traffic types may each have their own distinct properties and applications. As shown, classes may receive bandwidth assurances or latency bounds. In the table, P3, the highest transmission class, requires that all frames be transmitted within 1 ms, and receives 50% of the 100 Mbps of bandwidth at that port.

Best-effort (P0) traffic forms a fourth class that only receives bandwidth when none of the other classes have any traffic to offer. It is also possible to add a fourth class that has strict priority over the other three; if this class has even one frame to transmit, then it goes first. In the ZL50415, each 10/100 Mbps port will support four total classes, and each 1000 Mbps port will support eight classes. We will discuss the various modes of scheduling these classes in the next section.

In addition, each transmission class has two subclasses, high-drop and low-drop. Well-behaved users should rarely lose packets. But poorly behaved users – users who send frames at too high a rate – will encounter frame loss, and the first to be discarded will be high-drop. Of course, if this is insufficient to resolve the congestion, eventually some low-drop frames are dropped, and then all frames in the worst case.

Table 6 shows that different types of applications may be placed in different boxes in the traffic table. For example, casual web browsing fits into the category of high-loss, high-latency-tolerant traffic, whereas VoIP fits into the category of low-loss, low-latency traffic.

7.2 Four QoS Configurations

There are four basic pieces to QoS scheduling in the ZL50415: strict priority (SP), delay bound, weighted fair queuing (WFQ), and best effort (BE). Using these four pieces, there are four different modes of operation, as shown in Table 5 and Table 6. For 10/100 Mbps ports, these modes are selected by the following registers:

QOSC24 [7:6]	CREDIT_C00
QOSC28 [7:6]	CREDIT_C10
QOSC32 [7:6]	CREDIT_C20
QOSC36 [7:6]	CREDIT_C30

	P3	P2	P1	P0
Op1 (default)	Delay Bound			BE
Op2	SP	Delay Bound		BE
Ор3	SP	WFQ		
Op4	WFQ			

Table 6 - Four QoS Configurations for a 10/100 Mbps Port

The default configuration for a 10/100 Mbps port is three delay-bounded queues and one best-effort queue. The delay bounds per class are 0.8 ms for P3, 2 ms for P2, and 12.8 ms for P1. Best effort traffic is only served when there is no delay-bounded traffic to be served.

We have a second configuration for a 10/100 Mbps port in which there is one strict priority queue, two delay bounded queues, and one best effort queue. The delay bounds per class are 3.2 ms for P2 and 12.8 ms for P1. If the user is to choose this configuration, it is important that P3 (SP) traffic be either policed or implicitly bounded (e.g. if the incoming P3 traffic is very light and predictably patterned). Strict priority traffic, if not admission-controlled at a prior stage to the ZL50415, can have a deleterious effect on all other classes' performance.

The third configuration for a 10/100 Mbps port contains one strict priority queue and three queues receiving a bandwidth partition via WFQ. As in the second configuration, strict priority traffic needs to be carefully controlled. In the fourth configuration, all queues are served using a WFQ service discipline.

7.3 Delay Bound

In the absence of a sophisticated QoS server and signaling protocol, the ZL50415 may not know the mix of incoming traffic ahead of time. To cope with this uncertainty, our delay assurance algorithm dynamically adjusts its scheduling and dropping criteria, guided by the queue occupancies and the due dates of their head-of-line (HOL) frames. As a result, we assure latency bounds for all admitted frames with high confidence, even in the presence of system-wide congestion. Our algorithm identifies misbehaving classes and intelligently discards frames at no detriment to well-behaved classes. Our algorithm also differentiates between high-drop and low-drop traffic with a weighted random early drop (WRED) approach. Random early dropping prevents congestion by randomly dropping a percentage of high-drop frames even before the chip's buffers are completely full, while still largely sparing low-drop frames. This allows high-drop frames to be discarded early, as a sacrifice for future low-drop frames. Finally, the delay bound algorithm also achieves bandwidth partitioning among classes.

7.4 Strict Priority and Best Effort

When strict priority is part of the scheduling algorithm, if a queue has even one frame to transmit, it goes first. Two of our four QoS configurations include strict priority queues. The goal is for strict priority classes to be used for IETF expedited forwarding (EF), where performance guarantees are required. As we have indicated, it is important that strict priority traffic be either policed or implicitly bounded, so as to keep from harming other traffic classes.

When best effort is part of the scheduling algorithm, a queue only receives bandwidth when none of the other classes have any traffic to offer. Two of our four QoS configurations include best effort queues. The goal is for best effort classes to be used for non-essential traffic, because we provide no assurances about best effort performance. However, in a typical network setting, much best effort traffic will indeed be transmitted, and with an adequate degree of expediency.

Because we do not provide any delay assurances for best effort traffic, we do not enforce latency by dropping best effort traffic. Furthermore, because we assume that strict priority traffic is carefully controlled before entering the ZL50415, we do not enforce a fair bandwidth partition by dropping strict priority traffic. To summarize, dropping to enforce bandwidth or delay does not apply to strict priority or best effort queues. We only drop frames from best effort and strict priority queues when global buffer resources become scarce.

7.5 Weighted Fair Queuing

In some environments – for example, in an environment in which delay assurances are not required, but precise bandwidth partitioning on small time scales is essential, WFQ may be preferable to a delay-bounded scheduling discipline. The ZL50415 provides the user with a WFQ option with the understanding that delay assurances can not be provided if the incoming traffic pattern is uncontrolled. The user sets four WFQ "weights" such that all weights are whole numbers and sum to 64. This provides per-class bandwidth partitioning with error within 2%.

In WFQ mode, though we do not assure frame latency, the ZL50415 still retains a set of dropping rules that helps to prevent congestion and trigger higher level protocol end-to-end flow control.

As before, when strict priority is combined with WFQ, we do not have special dropping rules for the strict priority queues, because the input traffic pattern is assumed to be carefully controlled at a prior stage. However, we do indeed drop frames from SP queues for global buffer management purposes. In addition, queue P0 for a 10/100 port are treated as best effort from a dropping perspective, though they still are assured a percentage of bandwidth from a WFQ scheduling perspective. What this means is that these particular queues are only affected by dropping when the global buffer count becomes low.

7.6 WRED Drop Threshold Management Support

To avoid congestion, the Weighted Random Early Detection (WRED) logic drops packets according to specified parameters. The following table summarizes the behavior of the WRED logic.

In KB (kilobytes)	P3	P2	P1	High Drop	Low Drop
Level 1 N ≥ 120				X%	0%
Level 2 N ≥ 140	P3≥AKB	KB P2 ≥ BKB	P1 ≥ CKB	Y%	Z%
Level 3 N ≥ 160				100%	100%

Table 7 - WRED Drop Thresholds

Px is the total byte count, in the priority queue x. The WRED logic has three drop levels, depending on the value of N, which is based on the number of bytes in the priority queues. If delay bound scheduling is used, N equals P3*16+P2*4+P1. If using WFQ scheduling, N equals P3+P2+P1. Each drop level from one to three has defined high-drop and low-drop percentages, which indicate the minimum and maximum percentages of the data that can be discarded. The X, Y Z percent can be programmed by the register RDRC0, RDRC1. In Level 3, all packets are dropped if the bytes in each priority queue exceed the threshold. Parameters A, B, C are the byte count thresholds for each priority queue. They can be programmed by the QOS control register (refer to the register group 5.) See Programming Qos Registers application note for more information.

7.7 Buffer Management

Because the number of FDB slots is a scarce resource, and because we want to ensure that one misbehaving source port or class cannot harm the performance of a well-behaved source port or class, we introduce the concept of buffer management into the ZL50415. Our buffer management scheme is designed to divide the total buffer space into numerous reserved regions and one shared pool, as shown in Figure 8 on page 29.

As shown in the figure, the FDB pool is divided into several parts. A reserved region for temporary frames stores frames prior to receiving a switch response. Such a temporary region is necessary, because when the frame first enters the ZL50415, its destination port and class are as yet unknown, and so the decision to drop or not needs to be temporarily postponed. This ensures that every frame can be received first before subjecting them to the frame drop discipline after classifying.

Six reserved sections, one for each of the first six priority classes, ensure a programmable number of FDB slots per class. The lowest two classes do not receive any buffer reservation. Furthermore, even for 10/100 Mbps ports, a frame is stored in the region of the FDB corresponding to its class. As we have indicated, the eight classes use only four transmission scheduling queues for 10/100 Mbps ports, but as far as buffer usage is concerned, there are still eight distinguishable classes.

Another segment of the FDB reserves space for each of the 24 regions. One parameters can be set for the source port reservation for 10/100 Mbps. These 16 reserved regions make sure that no well-behaved source port can be blocked by another misbehaving source port.

In addition, there is a shared pool, which can store any type of frame. The frame engine allocates the frames first in the six priority sections. When the priority section is full or the packet has priority 1 or 0, the frame is allocated in the shared poll. Once the shared poll is full the frames are allocated in the section reserved for the source port.

The following registers define the size of each section of the frame data buffer:

- PR100- Port Reservation for 10/100 Ports
- SFCB- Share FCB Size
- C2RS- Class 2 Reserve Size
- C3RS- Class 3 Reserve Size
- C4RS- Class 4 Reserve Size
- C5RS- Class 5 Reserve Size
- C6RS- Class 6 Reserve Size
- C7RS- Class 7 Reserve Size



Figure 8 - Buffer Partition Scheme Used to Implement Buffer Management in the ZL50415

7.7.1 Dropping When Buffers Are Scarce

Summarizing the two examples of local dropping discussed earlier in this chapter:

- If a queue is a delay-bounded queue, we have a multilevel WRED drop scheme, designed to control delay and partition bandwidth in case of congestion.
- If a queue is a WFQ-scheduled queue, we have a multilevel WRED drop scheme, designed to prevent congestion.

In addition to these reasons for dropping, we also drop frames when global buffer space becomes scarce. The function of buffer management is to make sure that such dropping causes as little blocking as possible.

7.8 ZL50415 Flow Control Basics

Because frame loss is unacceptable for some applications, the ZL50415 provides a flow control option. When flow control is enabled, scarcity of buffer space in the switch may trigger a flow control signal; this signal tells a source port that is sending a packet to this switch, to temporarily hold off.

While flow control offers the clear benefit of no packet loss, it also introduces a problem for quality of service. When a source port receives an Ethernet flow control signal, all microflows originating at that port, wellbehaved or not, are halted. A single packet destined for a congested output can block other packets destined for uncongested outputs. The resulting head-of-line blocking phenomenon means that quality of service cannot be assured with high confidence when flow control is enabled.

In the ZL50415, each source port can independently have flow control enabled or disabled. For flow control enabled ports, by default all frames are treated as lowest priority during transmission scheduling. This is done so that those frames are not exposed to the WRED Dropping scheme. Frames from flow control enabled ports feed to only one queue at the destination, the queue of lowest priority. What this means is that if flow control is enabled for a given source port, then we can guarantee that no packets originating from that port will be lost, but at the possible expense of minimum bandwidth or maximum delay assurances. In addition, these "downgraded" frames may only use the shared pool or the per-source reserved pool in the FDB; frames from flow control enabled sources may not use reserved FDB slots for the highest six classes (P2-P7).

The ZL50415 does provide a system-wide option of permitting normal QoS scheduling (and buffer use) for frames originating from flow control enabled ports. When this programmable option is active, it is possible that some packets may be dropped, even though flow control is on. The reason is that intelligent packet dropping is a major component of the ZL50415's approach to ensuring bounded delay and minimum bandwidth for high priority flows.

7.8.1 Unicast Flow Control

For unicast frames, flow control is triggered by source port resource availability. Recall that the ZL50415's buffer management scheme allocates a reserved number of FDB slots for each source port. If a programmed number of a source port's reserved FDB slots have been used, then flow control Xoff is triggered.

Xon is triggered when a port is currently being flow controlled, and all of that port's reserved FDB slots have been released.

Note that the ZL50415's per-source-port FDB reservations assure that a source port that sends a single frame to a congested destination will not be flow controlled.

7.8.2 Multicast Flow Control

In unmanaged mode, flow control for multicast frames is triggered by a global buffer counter. When the system exceeds a programmable threshold of multicast packets, Xoff is triggered. Xon is triggered when the system returns below this threshold.

In addition, each source port has a 15-bit port map recording which port or ports of the multicast frame's fanout were congested at the time Xoff was triggered. All ports are continuously monitored for congestion, and a port is identified as uncongested when its queue occupancy falls below a fixed threshold. When all those ports that were originally marked as congested in the port map have become uncongested, then Xon is triggered, and the 15-bit vector is reset to zero.

7.9 Mapping to IETF Diffserv Classes

For 10/100 Mbps ports, the classes of Table 8 are merged in pairs—one class corresponding to NM+EF, two AF classes, and a single BE class.

ZL	P3	P2	P1	P0
IETF	NM+EF	AF0	AF1	BE0

Table 8 - Mapping between ZL50415 and IETF Diffserv Classes for 10/100 Ports

Features of the ZL50415 that correspond to the requirements of their associated IETF classes are summarized in the table below.

Network management (NM) and Expedited forwarding (EF)	 Global buffer reservation for NM and EF Option of strict priority scheduling No dropping if admission controlled
Assured forwarding (AF)	 Programmable bandwidth partition, with option of WFQ service Option of delay-bounded service keeps delay under fixed levels even if not admission-controlled Random early discard, with programmable levels Global buffer reservation for each AF class
Best effort (BE)	 Service only when other queues are idle means that QoS not adversely affected Random early discard, with programmable levels Traffic from flow control enabled ports automatically classified as BE

Table 9 - ZL50415 Features Enabling IETF Diffserv Standards

8.0 Port Trunking

8.1 Features and Restrictions

- A port group (i.e. trunk) can include up to 4 physical ports, but all of the ports in a group must be in the same ZL50415.
- Load distribution among the ports in a trunk for unicast is performed using hashing based on source MAC address and destination MAC address. Three other options include source MAC address only, destination MAC address only, and source port (in bidirectional ring mode only). Load distribution for multicast is performed similarly.
- The ZL50415 also provides a safe fail-over mode for port trunking automatically. If one of the ports in the trunking group goes down, the ZL50415 will automatically redistribute the traffic over to the remaining ports in the trunk

8.2 Unicast Packet Forwarding

The search engine finds the destination MCT entry, and if the status field says that the destination port found belongs to a trunk, then the group number is retrieved instead of the port number. In addition, if the source address belongs to a trunk, then the source port's trunk membership register is checked.

A hash key, based on some combination of the source and destination MAC addresses for the current packet, selects the appropriate forwarding port.

8.3 Multicast Packet Forwarding

For multicast packet forwarding, the device must determine the proper set of ports from which to transmit the packet based on the VLAN index and hash key.

Two functions are required in order to distribute multicast packets to the appropriate destination ports in a port trunking environment.

Determining one forwarding port per group. For multicast packets, all but one port per group, the forwarding port, must be excluded.

Preventing the multicast packet from looping back to the source trunk.

The search engine needs to prevent a multicast packet from sending to a port that is in the same trunk group with the source port. This is because, when we select the primary forwarding port for each group, we do not take the source port into account. To prevent this, we simply apply one additional filter, so as to block that forwarding port for this multicast packet.

8.4 Trunking

2 trunk groups are supported. Groups 0 and 1 can trunk up to 4 10/100 ports. The supported combinations are shown in the following table.

Group 0

Port 0	Port 1	Port 2	Port 3
✓	✓		
~	~	✓	
~	✓	✓	✓

Select via trunk0_mode register

Group 1

Port 4	Port 5	Port 6	Port 7
✓	✓		
✓	✓	✓	✓

Select via trunk1_mode register

The trunks are individually enabled/disabled by controlling pin trunk 0,1.

9.0 Port Mirroring

9.1 Port Mirroring Features

The received or transmitted data of any 10/100 port in the ZL50415 chip can be "mirrored" to any other port. We support two such mirrored source-destination pairs. A mirror port cannot also serve as a data port.

9.2 Setting Registers for Port Mirroring

- MIRROR1_SRC: Sets the source port for the first port mirroring pair. Bits [4:0] select the source port to be mirrored. An illegal port number is used to disable mirroring (which is the default setting). Bit [5] is used to select between ingress (Rx) or egress (Tx) data.
- MIRROR1_DEST: Sets the destination port for the first port mirroring pair. Bits [4:0] select the destination port to be mirrored.
- MIRROR2_SRC: Sets the source port for the second port mirroring pair. Bits [4:0] select the source port to be mirrored. An illegal port number is used to disable mirroring (which is the default setting). Bit [5] is used to select between ingress (Rx) or egress (Tx) data.
- MIRROR2_DEST: Sets the destination port for the second port mirroring pair. Bits [4:0] select the destination port to be mirrored. The default is port 0.

Refer to Port Mirroring Application Notes for further information.

10.0 GPSI (7WS) Interface

10.1 GPSI connection

The 10/100 RMII ethernet port can function in GPSI (7WS) mode when the corresponding TXEN pin is strapped low with a 1K pull down resistor. In this mode, the TXD[0], TXD[1], RXD[0] and RXD[1] serve as TX data, TX clock, RX data and RX clock respectively. The link status and collision from the PHY are multiplexed and shifted into the switch device through external glue logic. The duplex of the port can be controlled by programming the ECR register. The GPSI interface can be operated in port based VLAN mode only.



Figure 9 - GPSI (7WS) mode connection diagram

10.2 SCAN LINK and SCAN COL interface

An external CPLD logic is required to take the link signals and collision signals from the GPSI PHYS and shift them into the switch device. The switch device will drive out a signature to indicate the start of the sequence. After that, the CPLD should shift in the link and collision status of the PHYS as shown in the figure. The extra link status indicates the polarity of the link signal. One indicates the polarity of the link signal is active high.



Figure 10 - SCAN LINK and SCAN COLLISON status diagram

11.0 LED Interface

11.1 LED Interface Introduction

A serial output channel provides port status information from the ZL50415 chips. It requires three additional pins.

- LED_CLK at 12.5 MHz
- · LED_SYN a sync pulse that defines the boundary between status frames
- LED_DATA a continuous serial stream of data for all status LEDs that repeats once every frame time

A low cost external device (44 pin PAL) is used to decode the serial data and to drive an LED array for display. This device can be customized for different needs.

11.2 Port Status

In the ZL50415, each port has 8 status indicators, each represented by a single bit. The 8 LED status indicators are:

- Bit 0: Flow control
- Bit 1:Transmit data
- Bit 2: Receive data
- Bit 3: Activity (where activity includes either transmission or reception of data)
- Bit 4: Link up
- Bit 5: Speed (1= 100 Mb/s; 0= 10 Mb/s)
- Bit 6: Full-duplex
- Bit 7: Collision

Eight clocks are required to cycle through the eight status bits for each port.

When the LED_SYN pulse is asserted, the LED interface will present 256 LED clock cycles with the clock cycles providing information for the following ports.

Port 0 (10/100): cycles #0 to cycle #7

Port 1 (10/100): cycles#8 to cycle #15

Port 2 (10/100): cycle #16 to cycle #23

...

Port 14 (10/100): cycle #112 to cycle #119

Port 15 (10/100): cycle #120 to cycle #127 Reserved: cycle #128 to cycle #207 Byte 26 (additional status): cycle #208 to cycle #215 Byte 27 (additional status): cycle #216 to cycle #223 Cycles #224 to 256 present data with a value of zero. Byte 26 and byte 27 provides bist status

- 26[1:0] : Reserved
- 26[2]: initialization done
- 26[3]: initialization start
- 26[4]: checksum ok
- 26[5]: link_init_complete
- 26[6]: bist_fail
- 26[7]: ram_error
- 27[0]: bist_in_process
- 27[1]: bist_done

11.3 LED Interface Timing Diagram

The signal from the ZL50415 to the LED decoder is shown in Figure 11.



Figure 11 - Timing Diagram of LED Interface

12.0 Register Definition

12.1 ZL50415 Register Description

Register	Description	CPU Addr (Hex)	R/W	l ² C Addr (Hex)	Default	Notes
0. ETHERNET Port	Control Registers Substitute [N] wi	th Port numbe	r (0F)	1		I
ECR1P"N"	Port Control Register 1 for Port N	000 + 2 x N	R/W	000-018	020	
ECR2P"N"	Port Control Register 2 for Port N	001 + 2 x N	R/W	01B-033	000	
1. VLAN Control Re	gisters Substitute [N] with Port nu	mber (0F)	•			L
AVTCL	VLAN Type Code Register Low	100	R/W	036	000	
AVTCH	VLAN Type Code Register High	101	R/W	037	081	
PVMAP"N"_0	Port "N" Configuration Register 0	102 + 4N	R/W	038-050	0FF	
PVMAP"N"_1	Port "N" Configuration Register 1	103 + 4N	R/W	053-06B	0FF	
PVMAP"N"_3	Port "N" Configuration Register 3	105 + 4N	R/W	089-0A1	007	
PVMODE	VLAN Operating Mode	170	R/W	0A4	000	
2. TRUNK Control F	Registers		•			L
TRUNK0_MODE	Trunk Group 0 Mode	203	R/W	0A5	003	
TRUNK1_MODE	Trunk Group 1 Mode	20B	R/W	0A6	003	
3. CPU Port Configu	uration		1	I		
TX_AGE	Transmission Queue Aging Time	325	R/W	0A7	008	
4. Search Engine C	onfigurations		1	I		
AGETIME_LOW	MAC Address Aging Time Low	400	R/W	0A8	2M:05C	
					/ 4M:02E	
AGETIME_ HIGH	MAC Address Aging Time High	401	R/W	0A9	000	
SE_OPMODE	Search Engine Operating Mode	403	R/W	NA	000	
5. Buffer Control an	d QOS Control			I		
FCBAT	FCB Aging Timer	500	R/W	0AA	0FF	
QOSC	QOS Control	501	R/W	0AB	000	
FCR	Flooding Control Register	502	R/W	0AC	008	
AVPML	VLAN Priority Map Low	503	R/W	0AD	000	
AVPMM	VLAN Priority Map Middle	504	R/W	0AE	000	
AVPMH	VLAN Priority Map High	505	R/W	0AF	000	
TOSPML	TOS Priority Map Low	506	R/W	0B0	000	
TOSPMM	TOS Priority Map Middle	507	R/W	0B1	000	
TOSPMH	TOS Priority Map High	508	R/W	0B2	000	

Register	Description	CPU Addr (Hex)	R/W	l ² C Addr (Hex)	Default	Notes
AVDM	VLAN Discard Map	509	R/W	0B3	000	
TOSDML	TOS Discard Map	50A	R/W	0B4	000	
BMRC	Broadcast/Multicast Rate Control	50B	R/W	0B5	000	
UCC	Unicast Congestion Control	50C	R/W	0B6	1M:008	
					/ 2M:010	
MCC	Multicast Congestion Control	50D	R/W	0B7	050	
PR100	Port Reservation for 10/100 Ports	50E	R/W	0B8	1M:035	
					/ 2M:058	
SFCB	Share FCB Size	510	R/W	0BA	1M:046	
					/ 2M:0E6	
C2RS	Class 2 Reserve Size	511	R/W	0BB	000	
C3RS	Class 3 Reserve Size	512	R/W	0BC	000	
C4RS	Class 4 Reserve Size	513	R/W	0BD	000	
C5RS	Class 5 Reserve Size	514	R/W	0BE	000	
C6RS	Class 6 Reserve Size	515	R/W	0BF	000	
C7RS	Class 7 Reserve Size	516	R/W	0C0	000	
QOSC"N"	QOS Control (N=0 - 5)	517- 51C	R/W	0C1-0C6	000	
	QOS Control (N=6 - 11)	51D- 522	R/W	NA	000	
	QOS Control (N=12 - 23)	523- 52E	R/W	0C7-0D2	000	
	QOS Control (N=24 - 59)	52F- 552	R/W	NA	000	
QOSC"N"	QOS Control (N=0 59)	517 512	R/W	0C1-0D2	000	
RDRC0	WRED Drop Rate Control 0	553	R/W	0FB	08F	
RDRC1	WRED Drop Rate Control 1	554	R/W	0FC	088	
USER_ PORT"N"_LOW	User Define Logical Port "N" Low (N=0-7)	580 + 2N	R/W	0D6- 0DD	000	
USER_ PORT"N"_HIGH	User Define Logical Port "N" High	581 + 2N	R/W	0DE- 0E5	000	
USER_PORT1:0_ PRIORITY	User Define Logic Port 1 and 0 Priority	590	R/W	0E6	000	
USER_PORT3:2_ PRIORITY	User Define Logic Port 3 and 2 Priority	591	R/W	0E7	000	
USER_PORT5:4_ PRIORITY	User Define Logic Port 5 and 4 Priority	592	R/W	0E8	000	

Register	Description	CPU Addr (Hex)	R/W	l ² C Addr (Hex)	Default	Notes			
USER_ PORT7:6_PRI ORITY	User Define Logic Port 7 and 6 Priority	593	R/W	0E9	000				
USER_PORT_ ENABLE	User Define Logic Port Enable	594	R/W	0EA	000				
WLPP10	Well known Logic Port Priority for 1 and 0	595	R/W	0EB	000				
WLPP32	Well known Logic Port Priority for 3 and 2	596	R/W	0EC	000				
WLPP54	Well known Logic Port Priority for 5 and 4	597	R/W	0ED	000				
WLPP76	Well-known Logic Port Priority for 7 & 6	598	R/W	0EE	000				
WLPE	Well known Logic Port Enable	599	R/W	0EF	000				
RLOWL	User Define Range Low Bit7:0	59A	R/W	0F4	000				
RLOWH	User Define Range Low Bit 15:8	59B	R/W	0F5	000				
RHIGHL	User Define Range High Bit 7:0	59C	R/W	0D3	000				
RHIGHH	User Define Range High Bit 15:8	59D	R/W	0D4	000				
RPRIORITY	User Define Range Priority	59E	R/W	0D5	000				
6. MISC Configurat	ion Registers			1	1				
MII_OP0	MII Register Option 0	600	R/W	0F0	000				
MII_OP1	MII Register Option 1	601	R/W	0F1	000				
FEN	Feature Registers	602	R/W	0F2	010				
MIIC0	MII Command Register 0	603	R/W	N/A	000				
MIIC1	MII Command Register 1	604	R/W	N/A	000				
MIIC2	MII Command Register 2	605	R/W	N/A	000				
MIIC3	MII Command Register 3	606	R/W	N/A	000				
MIID0	MII Data Register 0	607	RO	N/A	N/A				
MIID1	MII Data Register 1	608	RO	N/A	N/A				
LED	LED Control Register	609	R/W	0F3	000				
SUM	EEPROM Checksum Register	60B	R/W	0FF	000				
7. Port Mirroring Co	ontrols	•		•					
MIRROR1_SRC	Port Mirror 1 Source Port	700	R/W	N/A	07F				
MIRROR1_DEST	Port Mirror 1 Destination Port	701	R/W	N/A	017				
MIRROR2_SRC	Port Mirror 2 Source Port	702	R/W	N/A	0FF				
Register	ister Description		R/W	l ² C Addr (Hex)	Default	Notes			
----------------------------------	---	-----	-----	--------------------------------	---------	-------	--	--	--
MIRROR2_DEST	Port Mirror 2 Destination Port	703	R/W	N/A	000				
F. Device Configuration Register									
GCR	Global Control Register	F00	R/W	N/A	000				
DCR	Device Status and Signature Register	F01	RO	N/A	N/A				
DCR1	Chip status	F02	RO	N/A	N/A				
DPST	Device Port Status Register	F03	R/W	N/A	000				
DTST	Data read back register	F04	RO	N/A	N/A				
DA	DA Register	FFF	RO	N/A	DA				

12.2 Group 0 Address MAC Ports Group

12.2.1 ECR1Pn: Port N Control Register

- I²C Address 000-018; CPU Address:0000+2xN (N = port number)
- Accessed by serial interface and I²C (R/W)

7	6	5	4	3	2	1	0	
Sp State		A-FC	Por	t Mode	1			

Bit [0] • 1 - Flow Control Off

- 0 Flow Control On
- When Flow Control On:
- In half duplex mode, the MAC transmitter applies back pressure for flow control.
- In full duplex mode, the MAC transmitter sends Flow Control frames when necessary. The MAC receiver interprets and processes incoming flow control frames. The Flow Control Frame Received counter is incremented whenever a flow control is received.
- When Flow Control off:
- In half duplex mode, the MAC Transmitter does not assert flow control by sending flow control frames or jamming collision.
- In full duplex mode, the Mac transmitter does not send flow control frames. The MAC receiver does not interpret or process the flow control frames. The Flow Control Frame Received counter is not incremented.
- Bit [1] 1 Half Duplex Only 10/100 mode
 - 0 Full Duplex
- Bit [2] 1 10Mbps
 - 0 100Mbps

- Bit [4:3] 00 Automatic Enable Auto Neg. This enables hardware state machine for auto-negotiation.
 - 01 Limited Disable auto Neg. This disables hardware for speed autonegotiation. Poll MII for link status.
 - 10 Link Down. Disable auto Neg. state machine and force link down (disable the port)
 - 11 Link Up. User ERC1 [2:0] for config.
- Bit [5] Asymmetric Flow Control Enable
 - 0 Disable asymmetric flow control
 - 1 Enable asymmetric flow control
 - Asymmetric Flow Control Enable. When this bit is set and flow control is on (bit[0] = 0, don't send out a flow control frame. But MAC receiver interprets and process flow control frames. Default is 0
- Bit [7:6] SS Spanning tree state Default is 11
 - 00 Blocking: Frame is dropped
 - 01 Listening: Frame is dropped
 - 10 Learning: Frame is dropped. Source MAC address is learned.
 - 11 Forwarding: Frame is forwarded. Source MAC address is learned.

12.2.2 ECR2Pn: Port N Control Register

- I²C Address: 01B-035; CPU Address:0001+2xN
- Accessed by and serial interface and I²C (R/W)

7	6	5	4	3	2	1	0
		QoS	S Sel	Reserve	DisL	Ftf	Futf

Bit[0]:	•	 Filter untagged frame (Default 0) 0: Disable 1: All untagged frames from this port are discarded
Bit[1]:	•	 Filter Tag frame (Default 0) 0: Disable 1: All tagged frames from this port are discarded
Bit[2]:	•	 Learning Disable (Default 0) 1 Learning is disabled on this port 0 Learning is enabled on this port
Bit[3]:	•	Must be set to '1'

Bit [5:4:] • QOS mode selection (Default 00)

- Determines which of the 4 sets of QoS settings is used for 10/100 ports.
- Note that there are 4 sets of per-queue byte thresholds, and 4 sets of WFQ ratios programmed. These bits select among the 4 choices for each 10/100 port. Refer to QoS Application Note.
- 00: select class byte limit set 0 and classes WFQ credit set 0
- 01: select class byte limit set 1 and classes WFQ credit set 1
- 10: select class byte limit set 2 and classes WFQ credit set 2
- 11: select class byte limit set 3 and classes WFQ credit set 3

Bit[7:6] • Reserved

12.3 Group 1 Address VLAN Group

12.3.1 AVTCL – VLAN Type Code Register Low

- I²C Address 036; CPU Address:h100
- Accessed by serial interface and I²C (R/W)

Bit[7:0]: • VLANType_LOW: Lower 8 bits of the VLAN type code (Default 00)

12.3.2 AVTCH – VLAN Type Code Register High

- I²C Address 037; CPU Address:h101
- Accessed by serial interface and I²C (R/W)

Bit[7:0]: • VLANType_HIGH: Upper 8 bits of the VLAN type code (Default is 81)

12.3.3 PVMAP00_0 – Port 00 Configuration Register 0

- I²C Address 038, CPU Address:h102)
- Accessed by serial interface and I²C (R/W)

Bit[7:0]: • VLAN Mask for ports 7 to 0 (Default FF)

This register indicates the legal egress ports. A "1" on bit 7 means that the packet can be sent to port 7. A "0" on bit 7 means that any packet destined to port 7 will be discarded. This register works with registers 1 to form a 16 bit mask to all egress ports.

12.3.4 **PVMAP00_1 – Port 00 Configuration Register 1**

- I²C Address h39, CPU Address:h103
- Accessed by serial interface and I²C (R/W)

Bit[7:0]: • VLAN Mask for ports 15 to 8 (Default is FF)

12.3.5 PVMAP00_3 – Port 00 Configuration Register 3

- I²C Address h3b, CPU Address:h105)
- Accessed by serial interface and I²C (R/W)

7	6	5	3 2	0
FP en	Drop	Default priority	tx	

Bit [2:0]: Reserved (Default 7)

Bit [5:3]: Default Transmit priority. Used when Bit[7] = 1 (Default 0)

- 000 Transmit Priority Level 0 (Lowest)
- 001 Transmit Priority Level 1
- 010 Transmit Priority Level 2
- 011 Transmit Priority Level 3
- 100 Transmit Priority Level 4
- 101 Transmit Priority Level 5
- 110 Transmit Priority Level 6
- 111 Transmit Priority Level 7 (Highest)
- Bit [6]: Default Discard priority (Default 0)
 - 0 Discard Priority Level 0 (Lowest)
 - 1 Discard Priority Level 7(Highest)
- Bit [7]: Enable Fix Priority (Default 0)
 - 0 Disable fix priority. All frames are analyzed. Transmit Priority and Discard Priority are based on VLAN Tag, TOS field or Logical Port.
 - 1 Transmit Priority and Discard Priority are based on values programmed in bit [6:3]

12.4 Port Configuration Register

- **PVMAP01_0,1,3** I²C Address h3C,3D,3E,3F; CPU Address:h106,107,108,109) (Port 1)
- **PVMAP02_0,1,3** I²C Address h40,41,42,43; CPU Address:h10A, 10B, 10C, 10D) (Port 2)
- **PVMAP03_0,1,3** I²C Address h44,45,46,47; CPU Address:h10E, 10F, 110, 111) (Port 3)
- **PVMAP04_0,1,3** l²C Address h48,49,4A,4B; CPU Address:h112, 113, 114, 115) (Port 4)
- **PVMAP05 0,1,3** I²C Address h4C,4D,4E,4F; CPU Address:h116, 117, 118, 119) (Port 5)
- PVMAP06 0,1,3 l²C Address h50,51,52,53; CPU Address:h11A, 11B, 11C, 11D) (Port 6)
- **PVMAP07_0,1,3** l²C Address h54,55,56,57; CPU Address:h11E, 11F, 120, 121) (Port 7)
- **PVMAP08 0,1,3** l²C Address h58,59,5A,5B; CPU Address:h122, 123, 124, 125) (Port 8)
- PVMAP09 0,1,3 l²C Address h5C,5D,5E,5F; CPU Address:h126, 127, 128, 129) (Port 9)
- PVMAP10_0,1,3 l²C Address h60,61,62,63; CPU Address:h12A, 12B, 12C, 12D) (Port 10)
- **PVMAP11 0,1,3** l²C Address h64,65,66,67; CPU Address:h12E, 12F, 130, 131) (Port 11)
- **PVMAP12 0,1,3** I²C Address h68,69,6A,6B; CPU Address:h132, 133, 134, 135) (Port 12)
- PVMAP13_0,1,3 l²C Address h6C,6D,6E,6F; CPU Address:h136, 137, 138, 139) (Port 13)
- PVMAP14_0,1,3 l²C Address h70,71,72,73; CPU Address:h13A, h13B, 13C, 13D) (Port 14)
- **PVMAP15** 0,1,3 I²C Address h74,75,76,77; CPU Address:h13E, 13F, 140, 141) (Port 15)

12.4.1 PVMODE

- I²C Address: h0A4, CPU Address:h170
- Accessed by serial interface, and I²C (R/W)

7		5 4 3 2 1 0
		SM0 DF SL
Bit [0]:	•	Reserved
Bit [1]:	•	 Must be '0' Slow learning Same function as SE_OP MODE bit 7. Either bit can enable the function; both need to be turned off to disable the feature.
Bit [2]:	•	Disable dropping frames with destination MAC addresses 0180C2000001 to 0180C200000F • 0: Drop all frames in the range • 1: Treats frames as multicast
Bit [3]:	•	Reserved
Bit [4]:	•	Support MAC address 00: MAC address 0 is not learned.1: MAC address 0 is learned.
Bit [7:5]:	•	Reserved

12.4.2 TRUNK0_MODE- Trunk group 0 mode

- I²C Address h0A5; CPU Address:203
- Accessed by serial interface and I²C (R/W)

7	4	3	2	1	0
		Has Sel		Po Se	rt lect

Bit [1:0]:	•	 Port selection in unmanaged mode. Input pin TRUNK0 enable/disable trunk group 0. 00 Reserved 01 Port 0 and 1 are used for trunk0 10 Port 0,1 and 2 are used for trunk0 11 Port 0,1,2 and 3 are used for trunk0
Bit [3:2]	•	 Hash Select. The Hash selected is valid for Trunk 0, 1 and 2. (Default 00) 00 Use Source and Destination Mac Address for hashing 01 Use Source Mac Address for hashing 10 Use Destination Mac Address for hashing 11 Use source destination MAC address and ingress physical port number for hashing

12.4.3 TRUNK1_MODE – Trunk group 1 mode

- I²C Address h0A6; CPU Address:20B
- Accessed by serial interface and I²C (R/W)

7	2	1	0	
		Po	Port Select	

- Bit [1:0]: Port selection in unmanaged mode. Input pin TRUNK1 enable/disable trunk group 1.
 - 00 Reserved
 - 01 Port 4 and 5 are used for trunk1
 - 10 Reserved
 - 11 Port 4,5,6 and 7 are used for trunk1

12.4.4 TX_AGE – Tx Queue Aging timer

- I²C Address: h07;CPU Address:h325
- Accessed by serial interface (RW)



- Bit[5:0]: Unit of 100ms (Default 8)
- Disable transmission queue aging if value is zero. Aging timer for all ports and queues.
- For no packet loss flow control, this register must be set to 0.

12.5 Group 4 Address Search Engine Group

12.5.1 AGETIME_LOW – MAC address aging time Low

- I²C Address h0A8; CPU Address:h400
- Accessed by serial interface and I²C (R/W)
- Bit [7:0] Low byte of the MAC address aging timer.
- MAC address aging is enable/disable by boot strap TSTOUT9

12.5.2 AGETIME_HIGH –MAC address aging time High

- I²C Address h0A9; CPU Address h401
- Accessed by serial interface and I²C (R/W)
- Bit [7:0]: High byte of the MAC address aging timer.
- The default setting provide 300 seconds aging time. Aging time is based on the following equation:
- {AGETIME_TIME,AGETIME_LOW} X (# of MAC address entries in the memory x 100μsec). Number of MAC entries = 32K when 1MB is used. Number of MAC entries = 64K when 2MB is used.

12.5.3 SE_OPMODE – Search Engine Operation Mode

- CPU Address:h403
- Accessed by serial interface (R/W)
- {SE_OPMODE} X(# of entries 100usec)

7	6	5	0
SL	DMS		

Bit [5:0]:	•	Reserved
Bit [6]:	•	 Disable MCT speedup aging 1 – Disable speedup aging when MCT resource is low. 0 – Enable speedup aging when MCT resource is low.
Bit [7]:	•	 Slow Learning 1– Enable slow learning. Learning is temporary disabled when search demand is high 0 – Learning is performed independent of search demand

12.6 Group 5 Address Buffer Control/QOS Group

12.6.1 FCBAT – FCB Aging Timer

I²C Address h0AA; CPU Address:h500



Bit [7:0]:

- FCB Aging time. Unit of 1ms. (Default FF)
 - This function is for buffer aging control. It is used to configure the aging time, and can be enabled/ disabled through bootstrap pin. It is not recommended to use this function for normal operation.

12.6.2 QOSC – QOS Control

- I²C Address h0AB; CPU Address:h501
- Accessed by serial interface and I²C (R/W)

7	6	5	4	3	1	0
Tos-d	Tos-p		VF1c			L

Bit [0]: • QoS frame lost is OK. Priority will be available for flow control enabled source only when this bit is set (Default 0)

Bit [4]:	•	 Per VLAN Multicast Flow Control (Default 0) 0 – Disable 1 – Enable
Bit [5]:	•	Reserved
Bit [6]:	•	 Select TOS bits for Priority (Default 0) 0 - Use TOS [4:2] bits to map the transmit priority 1 - Use TOS [7:5] bits to map the transmit priority
Bit [7]:	•	 Select TOS bits for Drop Priority (Default 0) 0 - Use TOS[4:2] bits to map the drop priority 1 - Use TOS[7:5] bits to map the drop priority

12.6.3 FCR – Flooding Control Register

- I²C Address h0AC; CPU Address:h502
- Accessed by serial interface and I²C (R/W)

7	6	4	3	0
Tos	TimeBase		U2MR	

- Bit [3:0]: U2MR: Unicast to Multicast Rate. Units in terms of time base defined in bits [6:4]. This is used to limit the amount of flooding traffic. The value in U2MR specifies how many packets are allowed to flood within the time specified by bit [6:4]. To disable this function, program U2MR to 0. (Default = 8)
- Bit [6:4]: TimeBase: 000 = 100us

001 = 200us

- 010 = 400us
- 011 = 800us

100 = 1.6ms

101 = 3.2ms

110 = 6.4ms

111 = 100us (same as 000)

• (Default = 000)

Bit [7]: • Select VLAN tag or TOS (IP packets) to be preferentially picked to map transmit priority and drop priority (**Default = 0**).

- 0 Select VLAN Tag priority field over TOS
- 1 Select TOS over VLAN tag priority field

12.6.4 AVPML – VLAN Priority Map

- I²C Address h0AD; CPU Address:h503
- Accessed by serial interface and I²C (R/W)

7	6	5		3	2	0	
	VP2		VP1			VP0	

Registers AVPML, AVPMM, and AVPMH allow the eight VLAN priorities to map into eight internal level transmit priorities. Under the internal transmit priority, seven is highest priority where as zero is the lowest. This feature allows the user the flexibility of redefining the VLAN priority field. For example, programming a value of 7 into bit 2:0 of the AVPML register would map VLAN priority 0 into internal transmit priority 7. The new priority is used inside the ZL50415. When the packet goes out it carries the original priority.

Bit [2:0]:	•	Priority when the VLAN tag priority field is 0 (Default 0)
Bit [5:3]:	•	Priority when the VLAN tag priority field is 1 (Default 0)
Bit [7:6]:	•	Priority when the VLAN tag priority field is 2 (Default 0)

12.6.5 AVPMM – VLAN Priority Map

- I²C Address h0AE, CPU Address:h504
- Accessed by serial interface and I²C (R/W)

7	6		4	3		1	0	
VP5		VP4			VP3		VP2	

Map VLAN priority into eight level transmit priorities:

Bit [0]:	• Priority when the VLAN tag priority field is 2 (Default 0)
Bit [3:1]:	• Priority when the VLAN tag priority field is 3 (Default 0)
Bit [6:4]:	• Priority when the VLAN tag priority field is 4 (Default 0)
Bit [7]:	• Priority when the VLAN tag priority field is 5 (Default 0)

12.6.6 AVPMH – VLAN Priority Map

- I²C Address h0AF, CPU Address:h505
- Accessed by serial interface and I²C (R/W)

7	5	4		2	1	0	
VF	7		VP6			VP5	

Map VLAN priority into eight level transmit priorities:

- Bit [1:0]: Priority when the VLAN tag priority field is 5 (Default 0)
- Bit [4:2]: Priority when the VLAN tag priority field is 6 (Default 0)
- Bit [7:5]: Priority when the VLAN tag priority field is 7 (Default 0)

12.6.7 TOSPML – TOS Priority Map

- I²C Address h0B0, CPU Address:h506
- Accessed by serial interface and I²C (R/W)

7		6	5		3	2	0	
	TP2			TP1			TP0	

Map TOS field in IP packet into eight level transmit priorities

Bit [2:0]:	•	Priority when the TOS field is 0 (Default 0)
Bit [5:3]:	•	Priority when the TOS field is 1 (Default 0)
Bit [7:6]:	•	Priority when the TOS field is 2 (Default 0)

12.6.8 TOSPMM – TOS Priority Map

- I²C Address h0B1, CPU Address:h507
- Accessed by serial interface and I²C (R/W)

7	6		4	3		1	0
TP5		TP4			TP3		TP2

Map TOS field in IP packet into four level transmit priorities

Bit [0]:	•	Priority when the TOS field is 2 (Default 0)
Bit [3:1]:	•	Priority when the TOS field is 3 (Default 0)
Bit [6:4]:	•	Priority when the TOS field is 4 (Default 0)
Bit [7]:	•	Priority when the TOS field is 5 (Default 0)

12.6.9 TOSPMH – TOS Priority Map

- I²C Address h0B2, CPU Address:h508
- Accessed by serial interface and I²C (R/W)

7		5	4		2	1	0	
	TP7			TP6			TP5	

Map TOS field in IP packet into four level transmit priorities:

Bit [1:0]:	•	Priority when the TOS field is 5 (Default 0)
Bit [4:2]:	•	Priority when the TOS field is 6 (Default 0)
Bit [7:5]:	•	Priority when the TOS field is 7 (Default 0)

12.6.10 AVDM – VLAN Discard Map

- I²C Address h0B3, CPU Address:h509
- Accessed by serial interface and I²C (R/W)

7	6	5	4	3	2	1	0
FDV7	FDV6	FDV5	FDV4	FDV3	FDV2	FDV2	FDV0

Map VLAN priority into frame discard when low priority buffer usage is above threshold

Bit [0]:	•	Frame drop priority when VLAN tag priority field is 0 (Default 0)
Bit [1]:	•	Frame drop priority when VLAN tag priority field is 1 (Default 0)
Bit [2]:	•	Frame drop priority when VLAN tag priority field is 2 (Default 0)
Bit [3]:	•	Frame drop priority when VLAN tag priority field is 3 (Default 0)
Bit [4]:	•	Frame drop priority when VLAN tag priority field is 4 (Default 0)
Bit [5]:	•	Frame drop priority when VLAN tag priority field is 5 (Default 0)
Bit [6]:	•	rame drop priority when VLAN tag priority field is 6 (Default 0)
Bit [7]:	•	Frame drop priority when VLAN tag priority field is 7 (Default 0)

12.6.11 TOSDML – TOS Discard Map

- I²C Address h0B4, CPU Address:h50A
- Accessed by serial interface and I²C (R/W)

7	6	5	4	3	2	1	0
FDT7	FDT6	FDT5	FDT4	FDT3	FDT2	FDT1	FDT0

Map TOS into frame discard when low priority buffer usage is above threshold

Bit [0]:	• Frame drop priority when TOS field is 0 (Default 0)
Bit [1]:	• Frame drop priority when TOS field is 1 (Default 0)
Bit [2]:	• Frame drop priority when TOS field is 2 (Default 0)
Bit [3]:	• Frame drop priority when TOS field is 3 (Default 0)
Bit [4]:	• Frame drop priority when TOS field is 4 (Default 0)
Bit [5]:	• Frame drop priority when TOS field is 5 (Default 0)
Bit [6]:	• Frame drop priority when TOS field is 6 (Default 0)
Bit [7]:	• Frame drop priority when TOS field is 7 (Default 0)

12.6.12 BMRC - Broadcast/Multicast Rate Control

- I²C Address h0B5, CPU Address:h50B)
- Accessed by serial interface and I²C (R/W)

7	4	3	0
Broadcast Rate		Multicast Rate	

• This broadcast and multicast rate defines for each port the number of packet allowed to be forwarded within a specified time. Once the packet rate is reached, packets will be dropped. To turn off the rate limit, program the field to 0. Timebase is based on register 502 [6:4].

Bit [3:0] :	•	Multicast Rate Control Number of multicast packets allowed within the
		time defined in bits 6 to 4 of the Flooding Control Register (FCR).
		(Default 0).

Bit [7:4] : • Broadcast Rate Control Number of broadcast packets allowed within the time defined in bits 6 to 4 of the Flooding Control Register (FCR). (Default 0)

12.6.13 UCC – Unicast Congestion Control

- I²C Address h0B6, CPU Address: 50C
- Accessed by serial interface and I²C (R/W)

7 0 Unicast congest threshold

Bit [7:0] : • Number of frame count. Used for best effort dropping at B% when destination port's best effort queue reaches UCC threshold and shared pool is all in use. Granularity 1 frame. (Default: h10 for 2 MB or h08 for 1 MB)

12.6.14 MCC – Multicast Congestion Control

- I²C Address h0B7, CPU Address: 50D
- Accessed by serial interface and I²C (R/W)

7	5	4 0	
FC reactio	n prd	Multicast congest threshold	

- Bit [4:0]: In multiples of two. Used for triggering MC flow control when destination multicast port's best effort queue reaches MCC threshold.(Default 0x10)
- Bit [7:5]: Flow control reaction period (Default 2) Granularity 4uSec.

12.6.15 PR100 – Port Reservation for 10/100 ports

- I²C Address h0B8, CPU Address 50E
- Accessed by serial interface and I²C (R/W)

7	4	3	0
Buffer low thd		SP Buffer reservati	on

Bit [3:0]:

Per port buffer reservation.

- Define the space in the FDB reserved for each 10/100 port. Expressed in multiples of 4 packets. For each packet 1536 bytes are reserved in the memory.
- Bits [7:4]: Expressed in multiples of 4 packets. Threshold for dropping all best effort frames when destination port best efforts queues reach UCC threshold and shared pool all used and source port reservation is at or below the PR100[7:4] level. Also the threshold for initiating UC flow control.
 - Default:
 - h58 for configuration with 2MB;
 - h35 for configuration with 1MB;

12.6.16 SFCB – Share FCB Size

- I²C Address h0BA), CPU Address 510
- Accessed by serial interface and I²C (R/W)

7	0
Shared buffer size	

- Bits [7:0]:
- 0]: Expressed in multiples of 4 packets. Buffer reservation for shared pool.
 - Default:
 - hE6 for configuration with memory of 2MB;
 - h46 for configuration with memory of 1MB;

12.6.17 C2RS – Class 2 Reserve Size

- I²C Address h0BB, CPU Address 511
- Accessed by serial interface and I²C (R/W)

 7
 0

 Class 2 FCB Reservation

• Buffer reservation for class 2 (third lowest priority). Granularity 1. (Default 0)

12.6.18 C3RS – Class 3 Reserve Size

- I²C Address h0BC, CPU Address 512
- Accessed by serial interface and I²C (R/W)

7

Class 3 FCB Reservation

• Buffer reservation for class 3. Granularity 1. (Default 0)

12.6.19 C4RS – Class 4 Reserve Size

- I²C Address h0BD, CPU Address 513
- Accessed by serial interface and I²C (R/W)

7	0
Class 4 FCB Reservation	

• Buffer reservation for class 4. Granularity 1. (Default 0)

12.6.20 C5RS – Class 5 Reserve Size

- I²C Address h0BE; CPU Address 514
- Accessed by serial interface and I²C (R/W)

		7
--	--	---

Class 5 FCB Reservation

• Buffer reservation for class 5. Granularity 1. (Default 0)

12.6.21 C6RS – Class 6 Reserve Size

- I²C Address h0BF; CPU Address 515
- Accessed by serial interface and I²C (R/W)

7

0

0

0

- Class 6 FCB Reservation
- Buffer reservation for class 6 (second highest priority). Granularity 1. (Default 0)

12.6.22 C7RS – Class 7 Reserve Size

- I²C Address h0C0; CPU Address 516
- Accessed by serial interface and I²C (R/W)

7

0

Class 7 FCB Reservation

• Buffer reservation for class 7 (highest priority). Granularity 1. (Default 0)

12.6.23 Classes Byte Limit Set 0

- Accessed by serial interface and I²C (R/W):
 - C QOSC00 BYTE_C01 (I²C Address h0C1, CPU Address 517)
 - B QOSC01 BYTE_C02 (I²C Address h0C2, CPU Address 518)
 - A QOSC02 BYTE_C03 (I²C Address h0C3, CPU Address 519)

QOSC00 through QOSC02 represents one set of values A-C for a 10/100 port when using the Weighted Random Early Drop (WRED) Scheme described in Chapter 7.7. There are four such sets of values A-C specified in Classes Byte Limit Set 0, 1, 2, and 3.

Each 10/ 100 port can choose one of the four Byte Limit Sets as specified by the QoS Select field located in bits 5 to 4 of the ECR2n register. The values A-C are per-queue byte thresholds for random early drop. QOSC02 represents A, and QOSC00 represents C.

Granularity when Delay bound is used: QOSC02: 128 bytes, QOSC01: 256 bytes. QOSC00: 512 bytes. Granularity when WFQ is used: QOSC02: 512 bytes, QOSC01: 512 bytes, QOSC00: 512 bytes.

12.6.24 Classes Byte Limit Set 1

- Accessed by serial interface and I²C (R/W):
 - C QOSC03 BYTE_C11 (I²C Address h0C4, CPU Address 51a)
 - B QOSC04 BYTE_C12 (I²C Address h0C5, CPU Address 51b)
 - A QOSC05 BYTE_C13 (I²C Address h0C6, CPU Address 51c)

QOSC03 through QOSC05 represents one set of values A-C for a 10/100 port when using the Weighted Random Early Detect (WRED) Scheme.

Granularity when Delay bound is used: QOSC05: 128 bytes, QOSC04: 256 bytes. QOSC03: 512 bytes. Granularity when WFQ is used: QOSC05: 512 bytes, QOSC04: 512 bytes, QOSC03: 512 bytes.

12.6.25 Classes Byte Limit Set 2

- Accessed by serial interface and I²C (R/W):
 - C QOSC06 BYTE_C21 (CPU Address 51d)
 - B QOSC07 BYTE_C22 (CPU Address 51e)
 - A QOSC08 BYTE_C23 (CPU Address 51f)

QOSC06 through QOSC08 represents one set of values A-C for a 10/100 port when using the Weighted Random Early Detect (WRED) Scheme.

Granularity when Delay bound is used: QOSC08: 128 bytes, QOSC07: 256 bytes. QOSC06: 512 bytes. Granularity when WFQ is used: QOSC08: 512 bytes, QOSC07: 512 bytes, QOSC06: 512 bytes.

12.6.26 Classes Byte Limit Set 3

- Accessed by serial interface and I²C (R/W):
 - C QOSC09 BYTE_C31 (CPU Address 520)
 - B QOSC10 BYTE_C32 (CPU Address 521)
 - A QOSC11 BYTE_C33 (CPU Address 522)

QOSC09 through QOSC011 represents one set of values A-C for a 10/100 port when using the Weighted Random Early Detect (WRED) Scheme.

Granularity when Delay bound is used: QOSC11: 128 bytes, QOSC10: 256 bytes. QOSC09: 512 bytes. Granularity when WFQ is used: QOSC11: 512 bytes, QOSC10: 512 bytes, QOSC09: 512 bytes.

12.6.27 Classes WFQ Credit Set 0

- Accessed by serial interface (R/W)
 - W3 QOSC24[5:0] CREDIT_C00 (CPU Address 52f)
 - W2 QOSC25[5:0] CREDIT_C01 (CPU Address 530)
 - W1 QOSC26[5:0] CREDIT_C02 (CPU Address 531)
 - W0 QOSC27[5:0] CREDIT_C03 (CPU Address 532)

QOSC24 through QOSC27 represents one set of WFQ parameters for a 10/100 port. There are four such sets of values. The granularity of the numbers is 1, and their sum must be 64. QOSC27 corresponds to W0, and QOSC24 corresponds to W3.

- QOSC24[7:6]: Priority service type for the ports select this parameter set. Option 1 to 4.
- QOSC25[7]: Priority service allow flow control for the ports select this parameter set.
- QOSC25[6]: Flow control pause best effort traffic only

Both flow control allow and flow control best effort only can take effect only the priority type is WFQ.

12.6.28 Classes WFQ Credit Set 1

Accessed by serial interface (R/W)
 W3 - QOSC28[5:0] – CREDIT_C10 (CPU Address 533)

W2 - QOSC29[5:0] – CREDIT_C11 (CPU Address 534)

W1 - QOSC30[5:0] - CREDIT_C12 (CPU Address 535)

W0 - QOSC31[5:0] - CREDIT_C13 (CPU Address 536)

QOSC28 through QOSC31 represents one set of WFQ parameters for a 10/100 port. There are four such sets of values. The granularity of the numbers is 1, and their sum must be 64. QOSC31 corresponds to W0, and QOSC28 corresponds to W3.

- QOSC28[7:6]: Priority service type for the ports select this parameter set. Option 1 to 4.
- QOSC29[7]: Priority service allow flow control for the ports select this parameter set.
- QOSC29[6]: Flow control pause best effort traffic only

12.6.29 Classes WFQ Credit Set 2

Accessed by serial interface (R/W) W3 - QOSC32[5:0] – CREDIT_C20 (CPU Address 537) W2 - QOSC33[5:0] – CREDIT_C21 (CPU Address 538) W1 - QOSC34[5:0] – CREDIT_C22 (CPU Address 539) W0 - QOSC35[5:0] – CREDIT_C23 (CPU Address 53a)

QOSC35 through QOSC32 represents one set of WFQ parameters for a 10/100 port. There are four such sets of values. The granularity of the numbers is 1, and their sum must be 64. QOSC35 corresponds to W0, and QOSC32 corresponds to W3.

- QOSC32[7:6]: Priority service type for the ports select this parameter set. Option 1 to option 4.
- QOSC33[7]: Priority service allow flow control for the ports select this parameter set.
- QOSC33[6]: Flow Control pause best effort traffic only

12.6.30 Classes WFQ Credit Set 3

- Accessed by serial interface (R/W)
 - W3 QOSC36[5;0] CREDIT_C30 (CPU Address 53b)
 - W2 QOSC37[5:0] CREDIT_C31 (CPU Address 53c)
 - W1 QOSC38[5:0] CREDIT_C32 (CPU Address 53d)
 - W0 QOSC39[5:0] CREDIT_C33 (CPU Address 53e)

QOSC39 through QOSC36 represents one set of WFQ parameters for a 10/100 port. There are four such sets of values. The granularity of the numbers is 1, and their sum must be 64. QOSC39 corresponds to W0, and QOSC36 corresponds to W3.

- QOSC36[7:6]: Priority service type for the ports select this parameter set. Option 1 to option 4.
- QOSC37[7]: Priority service allow flow control for the ports select this parameter set.
- QOSC37[6]: Flow Control pause best effort traffic only

12.6.31 RDRC0 – WRED Rate Control 0

- I²C Address 0FB, CPU Address 553
- Accessed by serial Interface and I^cC (R/W)

7	4	3	0
X Rate		Y Rate	

- Bits [7:4]: Corresponds to the frame drop percentage X% for WRED. Granularity 6.25%.
- Bits[3:0]: Corresponds to the frame drop percentage Y% for WRED. Granularity 6.25%.

See Programming QoS Registers application note for more information.

12.6.32 RDRC1 – WRED Rate Control 1

- I²C Address 0FC, CPU Address 554
- Accessed by serial Interface and I²C (R/W)

7	4 3	5	0
Z Rate	E	3 Rate	

- Bits [7:4]: Corresponds to the frame drop percentage Z% for WRED. Granularity 6.25%.
- Bits[3:0]: Corresponds to the best effort frame drop percentage B%, when shared pool is all in use and destination port best effort queue reaches UCC. Granularity 6.25%.

See Programming QoS Register application note for more information.

12.6.33 User Defined Logical Ports and Well Known Ports

The ZL50415 supports classifying packet priority through layer 4 logical port information. It can be setup by 8 Well Known Ports, 8 User Defined Logical Ports, and 1 User Defined Range. The 8 Well Known Ports supported are:

- 0:23
- 1:512
- 2:6000
- 3:443
- 4:111
- 5:22555
- 6:22
- 7:554

Their respective priority can be programmed via Well_Known_Port [7:0] priority register. Well_Known_Port_ Enable can individually turn on/off each Well Known Port if desired.

Similarly, the User Defined Logical Port provides the user programmability to the priority, plus the flexibility to select specific logical ports to fit the applications. The 8 User Logical Ports can be programmed via User_Port 0-7 registers. Two registers are required to be programmed for the logical port number. The respective priority can be programmed to the User_Port [7:0] priority register. The port priority can be individually enabled/disabled via User_Port_Enable register.

The User Defined Range provides a range of logical port numbers with the same priority level. Programming is similar to the User Defined Logical Port. Instead of programming a fixed port number, an upper and lower limit need to be programmed, they are: {RHIGHH, RHIGHL} and {RLOWH, RLOWL} respectively. If the value in the upper limit is smaller or equal to the lower limit, the function is disabled. Any IP packet with a logical port that is less than the upper limit and more than the lower limit will use the priority specified in RPRIORITY.

12.6.33.1 USER_PORT0_(0~7) - USER DEFINE LOGICAL PORT (0~7)

- USER_PORT_0 I²C Address h0D6 + 0DE; CPU Address 580(Low) + 581(High)
- USER_PORT_1 I²C Address h0D7 + 0DF; CPU Address 582 + 583
- USER_PORT_2 I²C Address h0D8 + 0E0; CPU Address 584 + 585
- USER PORT 3 I²C Address h0D9 + 0E1; CPU Address 586 + 587
- USER_PORT_4 I²C Address h0DA + 0E2; CPU Address 588 + 589
- USER PORT 5 I²C Address h0DB + 0E3; CPU Address 58a + 58b
- USER PORT 6 I²C Address h0DC + 0E4; CPU Address 58c + 58d
- USER PORT 7 I²C Address h0DD + 0E5; CPU Address 58e + 58f
- Accessed by serial interface and I²C (R/W)



• (Default 00) This register is duplicated eight times from PORT 0 through PORT 7 and allows the definition of eight separate ports.

12.6.33.2 USER_PORT_[1:0]_PRIORITY - User Define Logic Port 1 and 0 Priority

- I²C Address h0E6, CPU Address 590
- Accessed by serial interface and I²C (R/W)

7	5	4	3	1	0
Priority 1		Drop	Priority 0		Drop

The chip allows the definition of the priority

Bits[3:0]: • Priority setting, transmission + dropping, for logic port 0

Bits [7:4]: • Priority setting, transmission + dropping, for logic port 1 (Default 00)

12.6.33.3 USER_PORT_[3:2]_PRIORITY - USER DEFINE LOGIC PORT 3 AND 2 PRIORITY

- I²C Address h0E7, CPU Address 591
- Accessed by serial interface and I²C (R/W)

7	5	4	3	1	0
Priority 3		Drop	Priority 2		Drop

12.6.33.4 USER_PORT_[5:4]_PRIORITY - User Define Logic Port 5 and 4 Priority

- I²C Address h0E8, CPU Address 592
- Accessed by serial interface and I²C (R/W)

7	5	4	3	1	0
Priority 5		Drop	Priority 4		Drop

• (Default 00)

12.6.33.5 USER_PORT_[7:6]_PRIORITY - User Define Logic Port 7 and 6 Priority

- I²C Address h0E9, CPU Address 593
- Accessed by serial interface and I²C (R/W)

7	5	4	3	1	0
Priority 7		Drop	Priority 6	6	Drop

• (Default 00)

12.6.33.6 USER_PORT_ENABLE [7:0] – User Define Logic 7 to 0 Port Enables

- I²C Address h0EA, CPU Address 594
- Accessed by serial interface and I²C (R/W)



• (Default 00)

12.6.33.7 WELL_KNOWN_PORT [1:0] PRIORITY- Well Known Logic Port 1 and 0 Priority

- I²C Address h0EB, CPU Address 595
- Accessed by serial interface and I²C (R/W)

7	5	4	3	1	0
Priority 1		Drop	Priority 0		Drop

- Priority 0 Well known port 23 for telnet applications.
- Priority 1 Well known port 512 for TCP/UDP
- (Default 00)

12.6.33.8 WELL_KNOWN_PORT [3:2] PRIORITY- WELL KNOWN LOGIC PORT 3 AND 2 PRIORITY

- I²C Address h0EC, CPU Address 596
- Accessed by serial interface and I²C (R/W)

7	5	4	3	1	0
Priority 3		Drop	Priority 2		Drop

- Priority 2 Well known port 6000 for XWIN.
- Priority 3 Well known port 443 for http. sec
- (Default 00)

12.6.33.9 WELL_KNOWN_PORT [5:4] PRIORITY- WELL KNOWN LOGIC PORT 5 AND 4 PRIORITY

- I²C Address h0ED, CPU Address 597
- Accessed by serial interface and I²C (R/W)

7	5	4	3	1	0
Priority 5		Drop	Priority 4	1	Drop

- Priority 4 Well known port 111 for sun rpe.
- Priority 5 Well known port 22555 for IP Phone call setup.
- (Default 00)

12.6.33.10 WELL_KNOWN_PORT [7:6] PRIORITY- WELL KNOWN LOGIC PORT 7 AND 6 PRIORITY

- I²C Address h0EE, CPU Address 598
- Accessed by serial interface and I²C (R/W)

7	5	4	3	1	0	
Priority 7		Drop	Priority 6		Drop	

- Priority 6 Well known port 22 for ssh.
- Priority 7 Well known port 554 for rtsp.
- (Default 00)

12.6.33.11 WELL KNOWN_PORT_ENABLE [7:0] - WELL KNOWN LOGIC 7 TO 0 PORT ENABLES

- I²C Address h0EF, CPU Address 599
- Accessed by serial interface and I²C (R/W)

-	-	-	-	•	2	-	-	
P7	P6	P5	P4	P3	P2	P1	P0	

- 1 Enable
- 0 Disable
- (Default 00)

RLOWL - User Define Range Low Bit 7:0

- I²C Address h0F4, CPU Address: 59a
- Accessed by serial interface and I²C (R/W)
- (Default 00)

12.6.33.12 RLOWH - USER DEFINE RANGE LOW BIT 15:8

- I²C Address h0F5, CPU Address: 59b
- Accessed by serial interface and I²C (R/W)
- (Default 00)

12.6.33.13 RHIGHL - USER DEFINE RANGE HIGH BIT 7:0

- I²C Address h0D3, CPU Address: 59c
- Accessed by serial interface and I²C (R/W)
- (Default 00)

12.6.33.14 RHIGHH - USER DEFINE RANGE HIGH BIT 15:8

- I²C Address h0D4, CPU Address: 59d
- Accessed by serial interface and I²C (R/W)
- (Default 00)

12.6.33.15 RPRIORITY - USER DEFINE RANGE PRIORITY

- I²C Address h0D5, CPU Address: 59e
- Accessed by serial interface and I²C (R/W)

 7
 4
 3
 1
 0

 Range Transmit Priority
 Drop

- RLOW and RHIGH form a range for logical ports to be classified with priority specified in RPRIORITY.
 - Bit[3:1] Transmit Priority

Bits[0]: • Drop Priority

12.7 Group 6 Address MISC Group

12.7.1 MII_OP0 – MII Register Option 0

- I²C Address F0, CPU Address:h600
- Accessed by serial interface and I²C (R/W)

7	6	5	4	0
hfc	1prst	DisJ	Vendor Spc. Reg Addr	

Bits [7]:	•	 Half duplex flow control feature 0 = Half duplex flow control always enable 1 = Half duplex flow control by negotiation
Bits[6]:	•	Link partner reset auto-negotiate disable
Bits[5]:	•	 Disable jabber detection. This is for HomePNA application or any serial operation slower than 10Mbps. 1 = disable 0 = enable
Bit[4:0]:	•	Vendor specified link status register address (null value means don't use it) (Default 00); used when the Linkup bit position in the PHY is non-standard.

12.7.2 MII_OP1 – MII Register Option 1

- I²C Address F1, CPU Address:h601
- Accessed by serial interface and I²C (R/W)

7	4	3	0
Speed bit location	า	Duplex bit location	

Bits[3:0]: • Duplex bit location in vendor specified register

Bits [7:4]: • Speed bit location in vendor specified register (Default 00)

12.7.3 FEN – Feature Register

- I²C Address F2, CPU Address:h602
- Accessed by serial interface and I²C (R/W)

	7	6	5		3	2	1	0
	DML	MII				DS		
Bits	[1:0]:	•	Reserv	ed (Defa	ault 0)			
Bit [2]:	•	When	t DS EF (101110 is 110 and c	detect	ted in l	DS fiel	d (TO
Bit [5:3]:	•	Reserv	ed (Defa	ault 01	10)		
Bit [[6]:	•	• 0: Er	e MII Man able MII M sable MII M	anagei	ment S	tate Ma	chine (
Bit [[7]:	•	• 0: Er	e using Mo able using sable using	MCT L	ink Lis	t struct	ure (De

12.7.4 MIIC0 – MII Command Register 0

- CPU Address:h603
- Accessed by serial interface only (R/W)
- Bit [7:0] MII Data [7:0]

Note: Before programming MII command: set FEN[6], check MIIC3, making sure no RDY, and no VALID; then program MII command.

12.7.5 MIIC1 – MII Command Register 1

- CPU Address:h604
- Accessed by serial interface only (R/W)
- Bit [7:0] MII Data [15:8]

Note: Before programming MII command: set FEN[6], check MIIC3, making sure no RDY and no VALID; then program MII command.

12.7.6 MIIC2 – MII Command Register 2

- CPU Address:h605
- Accessed by serial interface only (R/W)



 Bits [4:0]:
 • REG_AD – Register PHY Address

 Bit [6:5]
 • OP – Operation code "10" for read command and "01" for write command

Note: Before programming MII command: set FEN[6], check MIIC3, making sure no RDY and no VALID; then program MII command. Writing to this register will initiate a serial management cycle to the MII management interface. For detail information, please refer to the PHY Control Application Note.

12.7.7 MIC3 – MII Command Register 3

- CPU Address:h606
- Accessed by serial interface only (R/W)

7	6	5	4	0
Rdy	Valid		Phy address	

Bits [4:0]:	•	PHY_AD – 5 Bit PHY Address
Bit [6]	•	VALID – Data Valid from PHY (Read Only)
Bit [7]	•	RDY – Data is returned from PHY (Ready Only)

Note: Before programming MII command: set FEN[6], check MIIC3, making sure no RDY and no VALID; then program MII command.

12.7.8 MIID0 – MII Data Register 0

- CPU Address:h607
- Accessed by serial interface only (RO)
- Bit [7:0] MII Data [7:0]

12.7.9 MIID1 – MII Data Register 1

- CPU Address:h608
- Accessed by serial interface only (RO)
- Bit [7:0] MII Data [15:8]

12.7.10 LED Mode – LED Control

- CPU Address:h609
- Accessed by serial interface and I²C (R/W)

	7		5	4	3	2	1	0
				Clock rate	;	Hold Time		
-								
Bit [D]	Reserved (Default 0)						
Bit[2	2:1]:	 Hold time for LED signal (Default= 00) 						
				00=8mse 10=32ms		01=16mse 11=64mse		
Bit[4	:3]:	•	•	LED clock	c fre	equency (Def	au	lt 0)
						12.5 MHz = 125 MHz		01=100M/16= 25 MHz 1=100M/64=1.5625 MHz
Bit[7	':5]:	•	Re	served. N	lust	be 0. (Defa	ult	0)

12.7.11 CHECKSUM - EEPROM Checksum

- I²C Address FF, CPU Address:h60b
- Accessed by serial interface and I²C (R/W)

Bit [7:0]: • (Default 0)

Before requesting that the ZL50415 updates the EEPROM device, the correct checksum needs to be calculated and written into this checksum register. When the ZL50415 boots from the EEPROM the checksum is calculated and the value must be zero. If the checksum is not zeroed the ZL50415 does not start and pin CHECKSUM_OK is set to zero.

The checksum formula is:	FF
	Σ I ² C register = 0
	I=0

12.8 Group 7 Address Port Mirroring Group

12.8.1 MIRROR1_SRC – Port Mirror source port

- CPU Address 700
- Accessed by serial interface (R/W) (Default 7F)



Bit [4:0]:	•	Source port to be mirrored. Use illegal port number to disable mirroring
Bit [5]:		1 – select ingress data 0 – select egress data
Bit [7]:	•	Must be '1'

12.8.2 MIRROR1_DEST – Port Mirror destination

- CPU Address 701
- Accessed by serial interface (R/W) (Default 17)





12.8.3 MIRROR2_SRC – Port Mirror source port

- CPU Address 702
- Accessed by serial interface (R/W) (Default FF)

7	6	5	4	0
		I/O	Src Port Select	

Bit [4:0]:	•	Source port to be mirrored. Use illegal port number to disable mirroring
Bit [5]:	•	1 – select ingress data

0 – select egress data

Bit [7] • Must be 1

12.8.4 MIRROR2_DEST – Port Mirror destination

- CPU Address 703
- Accessed by serial interface (R/W) (Default 00)



Bit [4:0]: • Port Mirror Destination

12.9 Group F Address CPU Access Group

12.9.1 GCR-Global Control Register

- CPU Address: hF00
- Accessed by serial interface. (R/W)

7	4	3	2	1	0
		Reset	Bist	SR	SC

Bit [0]:	 Store configuration (Default = 0) Write '1' followed by '0' to store configuration into external EEPROM
Bit[1]:	 Store configuration and reset (Default = 0) Write '1' to store configuration into external EEPROM and reset chip
Bit[2]:	 Start BIST (Default = 0) Write '1' followed by '0' to start the device's built-in self-test. The result is found in the DCR register.
Bit[3]:	 Soft Reset (Default = 0) Write '1' to reset chip
Bit[4]:	Reserved.

12.9.2 DCR-Device Status and Signature Register

- CPU Address: hF01
- Accessed by serial interface. (RO)

	7	6	5	4	3	2	1	0						
	Revisio	n	Sign	ature	RE	BinP	BR	BW]					
Bit [[0]:	•		-	iting con y writing	•		-						
Bit[′	1]:	•		•	ading co y reading	-			l ² C					
Bit[2	2]:	•	1: BIST in progress 0: BIST not running											
Bit[(3]:	•		RAM Er RAM OF	-									
Bit[{	5:4]:	•												
Bit [7:6]:	• • •	Revision 00: Initial Silicon 01: XA1 Silicon 10: Production Silicon											

12.9.3 DCR1-Chip status

- CPU Address: hF02
- Accessed by serial interface (RO)



Bit [7] • Chip initialization completed

12.9.4 DPST – Device Port Status Register

- CPU Address:hF03
- Accessed by serial interface (R/W)
 - Bit[4:0]: Read back index register. This is used for selecting what to read back from DTST. (Default 00)
 - 5'b00000 Port 0 Operating mode and Negotiation status
 - 5'b00001 Port 1 Operating mode/Neg status
 - 5'b00010 Port 2 Operating mode/Neg status
 - 5'b00011 Port 3 Operating mode/Neg status
 - 5'b00100 Port 4 Operating mode/Neg status
 - 5'b00101 Port 5 Operating mode/Neg status
 - 5'b00110 Port 6 Operating mode/Neg status
 - 5'b00111 Port 7 Operating mode/Neg status
 - 5'b01000 Port 8 Operating mode/Neg status
 - 5'b01001 Port 9 Operating mode/Neg status
 - 5'b01010 Port 10 Operating mode/Neg status
 - 5'b01011 Port 11 Operating mode/Neg status
 - 5'b01100 Port 12 Operating mode/Neg status
 - 5'b01101 Port 13 Operating mode/Neg status
 - 5'b01110 Port 14 Operating mode/Neg status
 - 5'b01111 Port 15 Operating mode/Neg status
 - 5'b10XXX Reserved

12.9.5 DTST – Data read back register

- CPU Address: hF04
- Accessed by serial interface (RO)
- This register provides various internal information as selected in DPST bit[4:0]. Refer to the PHY Control Application Note.

7	4	3	2	1	0
		Inkdn	FE	Fdpx	FcEn

When bit is 1:

- Bit[0] Flow control enable
- Bit[1] Full duplex port
- Bit[2] Fast Ethernet port
- Bit[3] Link is down
- Bit[7:4] Reserved

12.9.6 PLLCR - PLL Control Register

- CPU Address: hF05
- Accessed by serial interface (RW)

Bit[3]Must be '1'

Bit[7]Selects strap option or LCLK/OECLK registers

- 0 Strap option (default)
- 1 LCLK/OECLK registers

12.9.7 LCLK - LA_CLK delay from internal OE_CLK

- CPU Address: hF06
- Accessed by serial interface (RW)

PD[12:10]	LCLK	Delay
000b	80h	8 Buffers Delay
001b	40h	7 Buffers Delay
010b	20h	6 Buffers Delay
011b	10h	5 Buffers Delay (Recommend)
100b	08h	4 Buffers Delay
101b	04h	3 Buffers Delay
110b	02h	2 Buffers Delay
111b	01h	1 Buffers Delay

ZL50415

The LCLK delay from SCLK is the sum of the delay programmed in here and the delay in OECLK register.

12.9.8 OECLK - Internal OE_CLK delay from SCLK

- CPU Address: hF07
- Accessed by serial interface (RW)

The OE_CLK is used for generating the OE0 and OE1 signals.

PD[15:13]	OECLK	Delay
000b	80h	8 Buffers Delay
001b	40h	7 Buffers Delay (Recommend)
010b	20h	6 Buffers Delay
011b	10h	5 Buffers Delay
100b	08h	4 Buffers Delay
101b	04h	3 Buffers Delay
110b	02h	2 Buffers Delay
111b	01h	1 Buffers Delay

12.9.9 DA – DA Register

- CPU Address: hFFF
- Accessed by serial interface (RO)
- Always return 8'h **DA**. Indicate the serial port connection is good.

13.0 BGA and Ball Signal Descriptions

13.1 BGA Views (TOP - View)

13.1.1 Encapsulated View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
А			LA_D	LA_D 7	L A D 10	LAD 13	L A D 15	LA_A 4	LA_0 E0_	LA_A	LA_A 13	LA A 16	LA A 19	$LA_{\overline{3}\overline{3}}D$	LA D 36	LA D 39	L A D 4 2	LAD 45	OE CLK0	LA CLK0	TRUN Kl	RESE RVEDI	RESE RVED	SCL	SDA	STRO BE	TSTO UT7		
В		LA_D	LA_D	LA_D 6	LA_D 9	$L \underset{1}{A} \underset{\overline{2}}{D}$	$LA_{1\overline{4}}D$	LAA DSC_	LA_0 E1_	LA_A 7	$LA A 1 \overline{2}$	$LA_{1\overline{5}}A$	$LA_{1\overline{8}}A$	$LA_{3\overline{2}}D$	$LA_{\overline{5}}D$	$LA_{\overline{8}}D$	LA_D 41		OE CLKI	LA CLKĪ	LA_D 62	RESE RVED	RESE RVED	RESE RVED	RESE RVED	D 0	TSTO UT8	TSTO UT3	
С	LA C LK	LA_D	LA_D	LA_D	LA_D	LAD 11	LA_A 3	LA_0 E_	LA_W E_	T_MO DE1	LAA 11	LA A 14	LA A 17	$LA a A 2\overline{0}$	LA D 34	LA D 37	$\begin{array}{c} LA \\ 4\overline{0} \end{array} D$	$L \underset{4\overline{3}}{A} D$	OE CLK2	LA CLK2	P_D				AUTO FD			TSTO UT4	
D	AGN D	LA D 17	LA_D 19	LAD	$L \underset{2\overline{3}}{A} D$	$L \underset{2\overline{5}}{A} D$	L A D 2 7	L A D 29	$LA_{3\overline{1}}D$	LA_A	L A _ A _ 1 0	LA_W E0_	LA D 49	LAD	$LA_{5\overline{3}}D$	LA D 55	LA D 57	LA_D 59	L A D 6 1	L A D 6 3	LAD 47				TSTO UT13			TSTO UT5	
Е	SCLK	LA D 16	L A D	L A D 2 0	$L \underset{2\overline{2}}{A} D$	LA D 24	LAD	LAD 28	LAD 30	LA_A 5	LA_A 9	LA_W EI_	$LA _{4\overline{8}}D$	LAD 50	$L \underset{5\overline{2}}{A} D$	L A D 5 4	LAD 56	LAD 58	LA D 60	RESE RVED	L A D 46	ļ	SCAN LINK	TSTO UT15	RESE RVED	RESE RVED	SCAN MOD E	TSTO UT6	
F	AVC C	RESI N_			RESE RVED								vcc	vcc	vcc	vcc	vcc											RESE RVED	
G	RESE RVED	RESE Tout	RESE RVED	RESE RVED	RESE RVED																							RESE RVED	
Н	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED																				RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
J	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED																							RESE RVED	
К	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED							VDD	VDD				VDD	VDD										RESE RVED	
L	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED											L.									RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
М	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED					VDD		vss	VSS	VSS	VSS	vss	vss	vss		VDD								RESE RVED	
N	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVE D	vcc				VDD		vss	vss	vss	vss	vss	vss	vss		VDD				vcc	RESE RVE D	RESE RVED			RESE RVED
		RESE RVED				vcc						vss	vss	vss	vss	VSS	vss	vss		<u> </u>					RESE	RESE RVED		MDIO	RESE RVED
R	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE	vcc						vss	vss	vss	vss	vss	vss	vss						vcc	RESE	RESE RVED			M CL
т	RESE	RESE RVED	RESE	RESE	RESE	vcc						vss	vss	vss	vss	vss	vss	vss						vcc	RESE			R E S E R V E D	
U	RESE RVED	RESE RVED	T_MO DE0	RESE RVED	RESE	vcc				VDD		vss	vss	vss	vss	VSS	vss	vss		VDD				vcc	RESE			RESE RVED	
v	RESE	RESE RVED	RESE	RESE	RESE		l			VDD		vss	VSS	VSS	VSS	VSS	vss	vss		VDD					RESE	RESE RVED	RESE RVED	RESE RVED	RESE RVED
w	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED						I														RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
v	RESE	RESE RVED	RESE	RESE	RESE							VDD	VDD				VDD	VDD							RESE	RESE	RESE	RESE RVED	RESE
A	RESE	RESE RVED	RESE	RESE	RESE											l									RESE	RESE	RESE	RESE RVED	RESE
A A B		RESE RVED																							RESE	RESE	RESE	RESERVED	RESE
A	RESE	RESE RVED	RESE	RESE	RESE																				RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
A	RESE	RESE RVED	RESE	RESE	RESE								vcc	vcc	vcc	vcc	vcc								RESE	RESE	RESE	RESE RVED	RESE
D A						M3_R XD0	M5_T XD1	M5_T XEN	M5_R XD0	M8_T XD1	M8_T XEN	M8_R XD0	M10 TXD1	М10 ТХЕÑ	M10 R X D 0	M13 TXDI	RESE RVED	M15 TXDT	RESE RVED	M15 TXEÑ	M15 RXD0	RESE	RESE RVED						
E A E																													RESE RVED
F A G										M7_T XD1																			RESE RVED
G A H										M7_T XD0																			
H A J			M1 R	м2 т	M2 R	М4 Т	M4 R	М6 Т	M6 R	M7_T XEN	M7 R	м9 т	M9R	M11	м11	M12	M12	M14	M14	RESE	M13	RESE RVED	RESE	RESE	RESE	RESE	RESE		
	1	2	3	4	5	6 A E N	7	8 8	9	10	11	1 2	13	14	15	1 A E N	17	18	19	20	21	22	23	24	2 5	26	27	28	29

13.1.2 Power and Ground Distribution

The following figure provides an encapsulated view of the power and ground distribution

1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
•			LA_D			LA_D 13	$\begin{array}{c} L A \\ 1 \overline{5} \end{array}$	L A_A 4	LA_O E0_	L A_A 8	LA_A 13	LA A 16	LA_A 19	$\begin{array}{c} L A \\ 3 \end{array} D \\ \end{array}$	LAD 36	LA D 39	LA_D 42	LAD 45	RESE RVED	RESE RVED	TRUN K1	MIRR OR4	MIRR OR1	SCL	SDA	STRO BE	TSTO UT7		
-		LA_D	LA_D	LA_D	L A_D 9	$L \underset{1}{A} \underset{2}{D}$	$L \underset{14}{A} D$	LAA DSC_	LA_0 E1_	LA_A T	L A A 1 2	L A A 1 5	LAA 18	$\begin{array}{c} L A \\ 3 \overline{2} \end{array} D$	$\begin{array}{c} L A \\ 3 \overline{5} \end{array} D$	$L \frac{A}{38} D$	LAD 4T	$\begin{bmatrix} L & A & D \\ 4 & 4 \end{bmatrix}$	RESE RVED	RESE RVED	L A D 6 2	MIRR OR5	MIRR OR2	TRUN K2	RESE RVED	D 0	TSTO UT8	TSTO UT3	
- 1		LA_D	LA_D	LA_D 5	LA_D	LAD 1T	L A_A 3	L A_0 E_0	LA_W E_	T_MO DE1	LAA 1T	L A A 1 4	LA_A 17	LAA 20	$\begin{array}{c} L A \\ 3 \overline{4} \end{array} D$	$\begin{bmatrix} L & A \\ 3 & 7 \end{bmatrix}$	LA_D 40	$\begin{array}{c} LA \\ 4\overline{3} \end{array}$ D	RESE RVED	RESE RVED	RESE RVED	TRUN K0	MIRR OR3	MIRR OR0	AUTO FD	TSTO UT11	TSTO UT9	TSTO UT4	TSTO UTO
	AGN D	L A D 17	LA D 19	LAD 2T	L A D 23	$L \underset{25}{A} D$	L A D 27	L A D 29	LAD 3T	L A_A 6	LAA 10	LA_W E0_	LAD 49	LAD 5T	$LAD_{5\overline{3}}D$	$L \underset{55}{A} D$	LAD 57	LAD 59	LAD 6T	LAD 63	L A D 47	SCAN COL	SCAN CLK	TSTO UT14	TSTO UT13	TSTO UT12	TSTO UT10	TSTO UT5	TSTO UT1
- :]	SCLK	$L \stackrel{A}{16} D$	$LA D 1 \overline{8}$	$L \stackrel{A}{2} \overline{0} D$	L A D 2 2	$L \frac{A}{2 \overline{4}} D$	$L \stackrel{A}{2} \overline{6} D$	$L \frac{A}{28}D$	LAD 30	L A_A 5	L A_A 9	LA_W EI_	$L \frac{A}{48}D$	$L = \frac{1}{50}$	$L \underset{5\overline{2}}{A} D$	$\begin{bmatrix} L & A & D \\ 5 & \overline{4} \end{bmatrix}$	LAD 56	$LA_{58}D$	$L \underset{6 \overline{0}}{A} D$	RESE RVED	LAD 46		S C A N LINK	TSTO UT15	RESE RVED	RESE RVED	SCAN MOD E	TSTO UT6	TSTO UT2
	AVC C	RESI N_	SCAN EN	$L \frac{B}{63}D$	$L \frac{B}{62} D$								VDD 33	V D D 3 3	V D D 3 3	V D D 3 3	V D D 3 3								RESE RVED	RESE RVED	RESE RVED	R E S E R V E D	RESE RVED
i	LBC LK	RESE TOUT	$\begin{array}{c} L B \\ 4 \overline{7} \end{array} D$	$\begin{array}{c} L B \\ 6 \overline{1} \end{array} D$	$\begin{array}{c} \mathbf{L} \mathbf{B} \\ 6 \overline{0} \end{array} \mathbf{D}$																				RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
1	$\begin{array}{c} LB \\ 4\overline{6} \end{array} D$	L B D 4 5	$L \frac{B}{4 \overline{4}} D$	L B D 5 9	$L B \overline{58} D$																				RESE RVED	RESE RVED	RESE RVED	R E S E R V E D	RESE RVED
	L B D 4 3 D	$\begin{array}{c} L B \\ 4 \overline{2} \end{array} D$	LBD 4T	LB_D 57	LB_D 56																				RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
:	$L \underset{4\overline{0}}{B} D$	L B _ D 3 9	$L B \overline{8} D$	L B D 5 5	$LB_{5\overline{4}}D$							VDD	VDD				VDD	VDD							RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
	LB_D 37	$L \underset{3\overline{6}}{B} D$	$\begin{array}{c} LB \\ 3\overline{5} \end{array}$ D	$L \underset{5\overline{3}}{B} D$	$L B_{5\overline{2}} D_{\overline{5}\overline{2}}$																				RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
ſ	$L B_{3\overline{4}} D$	$L \frac{B}{3} \frac{D}{3}$	$L \frac{B}{3 \frac{1}{2}} D$	$L \underset{5\overline{1}}{B} D$	$L B_{\overline{50}} D$					VDD		vss	vss	VSS	vss	vss	vss	vss		VDD					RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
T	$L \frac{B}{18} A$	$L \frac{B}{19} A$	$L \frac{B}{2 \overline{0}} A$	L B _ D _ 4 9 D	$L \frac{B}{48} D$	V D D 3 3				VDD		vss	VSS	VSS	VSS	VSS	vss	vss		VDD				VDD 33	RESE RVE D	RESE RVED	RESE RVED	RESE RVED	RESE RVED
	LB_A 15	$L \underset{1\overline{6}}{B} A$	LB A	LB_W E0_	LB WET_	V D D 3 3						vss	VSS	VSS	VSS	VSS	vss	vss						VDD 33	RESE RVE D	RESE RVED		MDIO	RESE RVED
	$L \underset{1 \overline{0}}{B} A$	LBA 1T	$L \frac{B}{12} A$	$L \frac{B}{13} A$	$L \frac{B}{1} \frac{A}{4}$	VDD 33						vss	VSS	VSS	VSS	vss	vss	vss						V D D 3 3	RESE RVE D	RESE RVED		MDC	M _K CL
	LB_A	L B_A 6	LB_A	LB_A	LB_A 9	V D D 3 3						vss	VSS	VSS	VSS	VSS	VSS	vss						VDD 33	RESE RVE D	RESE RVED	RESE RVED	RESE RVED	RESE RVED
T	LB_O E0_	LB_O E1_	T_MO DE0	$L \underset{3\overline{1}}{B} D$	LB_D 30	V D D 3 3				VDD		vss	VSS	VSS	vss	vss	VSS	VSS		VDD				VDD 33	RESE RVE D	RESE RVED	RESE RVED	RESE RVED	RESE RVED
,	LB_A DSC_	LB_O E_	LB_W E_	L B _ D _ 2 9 D	$L B D 2 \overline{8}$		4			VDD		vss	VSS	VSS	vss	vss	VSS	VSS		VDD					RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
,	$LB_{1\overline{5}}D$	LB_A	LB_A	L B D 27	$L B_{\overline{6}} D_{\overline{6}}$																				RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
	LB_D 14	$L \frac{B}{13}D$	$L B D 1 \overline{2}$	$L \frac{B}{25}D$	$L B D 2 \overline{4}$							VDD	VDD				VDD	VDD							M 2 5 R X D 6	M25 TXD8	M 2 5 T X D 9	M 2 5 R X D 7	M 2 5 R X D 8
		$L \underset{1 \overline{0}}{B} D$	LB_D	$L \frac{B}{2 \frac{3}{3}} D$	$L \frac{B}{22} D$														4						M 2 5 T X D 6	M25 TXD7	M25 RXD3	M25 RXD4	M 2 5 R X D 3
	LB_D	LB_D	LB_D	$L \frac{B}{2 \overline{1}} D$	$L B D 2 \overline{0}$																				M 2 5 T X D 4	M 2 5 T X D 5	M 2 5 R X D 0	M25 RXDT	M 2 5 R X D 2
÷	LB_D	LB_D	LB_D	L B _ D 1 9	$L B D 1 \overline{8}$																				M 2 5 T X D 2	M 2 5 T X D 3	M 2 3_ C R S	M 2 3 R X D 0	M 2 3 R X D 1
÷	LB_D	LB_D	LB_D	$L \underset{1\overline{7}}{B} D$	$LB_{1\overline{6}}D$								VDD 33	V D D 3 3	V D D 3 3	VDD 33	VDD 33								M 2 5 T X D 0	M25 TXDĪ	M 2 3 T X D Ī	M 2 3 T X D 0	M 2 3 T X E N
•	M0_T XEN	M0_T XD0	M 0_T X D 1	M 3_T X D 1	M3_T XEN	M 3_R X D 0	M 5_T X D 1	M 5_T XEN	M 5_R X D 0	M 8_T X D 1	M 8_T XEN	M 8_R X D 0	M 1 0 T X D Ī	М 1 0 Т Х Е Ñ	M 1 0 R X D 0	M 1 3 T X D Ī	RESE RVED	M 1 5 T X D T	RESE RVED	М 1 5 Т Х Е Ñ	M 1 5 R X D 0	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED	
F	M 0_R X D 1	M0_R XD0	M0C RS	M 3_T X D 0	M 3 C R S	M3_R XD1	M 5_T X D 0	$M \frac{5}{R \overline{S}}C$	M 5_R X D 1	M 8_T X D 0	M 8 C R S	M8_R X D1	M 1 0 T X D 0	M 1 0_ C R S	M 1 0 R X D Ī	M 1 3 T X D 0	M 1 3_ C R S	M 1 3 R X D Ī	M14_ CRS	R E S E R V E D	M15 RXD1	RESE RVED	RESE RVED	R E S E R V E D	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED
;	M1 T XEN	M1_T XD0	M 1_T X D 1	M 2_T X D 1	M2C RS	M4_T XD1	M4C RS	M 6_T X D 1	M 6 C R 5	M 7_T X D 1	M 7_C R S	M 9_T X D 1	M 9 C R S	M 1 1 T X D T	M11 CRS	M 1 2 T X D T	M 12_ C R S	M 1 4 T X D T	M 1 5 T X D 0	RESE RVED	RESE RVED	M 1 8 T X D 0	M 1 8 C R S	M19 T X D T	M 1 9 C R S	M21 TXDT	M 2 1 C R S	M 2 2 T X E Ñ	M 2 2 T X D 0
÷		M 1_R X D 0	M1_C RS	M 2_T X D 0	M 2_R X D 0	M4_T XD0	M 4_R X D 0	M 6_T X D 0	M 6_R X D 0	M 7_T X D 0	M 7_R X D 0	M9_T X D0	M 9_R X D 0	M 1 1 T X D 0	M 1 1 R X D 0	M 1 2 T X D 0	M 1 2 R X D 0	M 1 4 T X D 0	M14 R X D 0	M 1 3 R X D 0	M15_ CRS	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED	
ŗ			M1_R XD1	M2_T XEN	M2_R XD1	M4_T XEN	M4_R XD1	M6_T XEN	M6_R XD1	M7_T XEN	M7_R XD1	M9_T XEN	M9_R XD1	M 1 1 T X E Ñ	M11 RXDĪ	M 1 2 T X E Ñ	M12 RXD1	M 1 4 T X E Ñ	M14 RXDĪ	RESE	M 1 3 T X E Ñ	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED	RESE RVED		
I	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29

13.2 Ball – Signal Descriptions

All pins are CMOS type; all Input Pins are 5 Volt tolerance; and all Output Pins are 3.3 CMOS drive.

13.2.1 Ball Signal Descriptions

Ball No(s)	Symbol	I/O	Description					
I ² C Interface Note: Use I	² C and Serial control inter	face to configure the	e system					
A24	SCL	Output	I ² C Data Clock					
A25	SDA	I/O-TS with pull up	I ² C Data I/O					
Serial Control Interface	•	•	•					
A26	STROBE	Input with weak internal pull up	Serial Strobe Pin					
B26	D0	Input	Serial Data Input					
C25	AUTOFD	Output with pull up	Serial Data Output (AutoFD)					
Frame Buffer Interface								
D20, B21, D19, E19,D18, E18, D17, E17, D16, E16, D15, E15, D14, E14, D13, E13, D21, E21, A18, B18, C18, A17, B17, C17, A16, B16, C16, A15, B15, C15, A14, B14, D9, E9, D8, E8, D7, E7, D6, E6, D5, E5, D4, E4, D3, E3, D2, E2, A7, B7, A6, B6, C6, A5, B5, C5, A4, B4, C4, A3, B3, C3, B2, C2	LA_D[63:0]	I/O-TS with pull up	Frame Bank A– Data Bit [63:0]					
C14, A13, B13, C13, A12, B12, C12, A11, B11, C11, D11, E11, A10, B10, D10, E10, A8, C7	LA_A[20:3]	Output	Frame Bank A – Address Bit [20:3]					
B8	LA_ADSC#	Output with pull up	Frame Bank A Address Status Control					
C1	LA_CLK	Output	Frame Bank A Clock Input					
C9	LA_WE#	Output with pull up	Frame Bank A Write Chip Select for one layer SRAM application					
D12	LA_WE0#	Output with pull up	Frame Bank A Write Chip Select for lower layer of two layers SRAM application					
E12	LA_WE1#	Output with pull up	Frame Bank A Write Chip Select for upper layer of two layers SRAM application					

Ball No(s)	Symbol	I/O	Description	
C8	LA_OE#	Output with pull up	Frame Bank A Read Chip Select for one layer SRAM application	
A9	LA_OE0#	Output with pull up	Frame Bank A Read Chip Select for lower layer of two layers SRAM application	
В9	LA_OE1#	Output with pull up	Frame Bank A Read Chip Select for upper layer of two layers SRAM application	
Fast Ethernet Access Po	rts [15:0] RMII	·		
R28	M_MDC	Output	MII Management Data Clock – (Common for all MII Ports [15:0])	
P28	M_MDIO	I/O-TS with pull up	MII Management Data I/O – (Common for all MII Ports – [15:0]))	
R29	M_CLKI	Input	Reference Input Clock	
AF21, AJ19, AF18, AJ17, AJ15, AF15, AJ13, AF12, AJ11, AJ9, AF9, AJ7, AF6, AJ5, AJ3, AF1	M[15:0]_RXD[1]	Input with weak internal pull up resistors.	Ports [15:0] – Receive Data Bit [1]	
AE21, AH19, AH20, AH17, AH15, AE15, AH13, AE12, AH11, AH9, AE9, AH7, AE6, AH5, AH2, AF2	M[15:0]_RXD[0]	Input with weak internal pull up resistors	Ports [15:0] – Receive Data Bit [0]	
AH21, AF19, AF17, AG17, AG15, AF14, AG13, AF11, AG11, AG9, AF8, AG7, AF5, AG5, AH3, AF3	M[15:0]_CRS_DV	Input with weak internal pull down resistors.	Ports [15:0] – Carrier Sense and Receive Data Valid	
AE20, AJ18, AJ21, AJ16, AJ14, AE14, AJ12, AE11, AJ10, AJ8, AE8, AJ6, AE5, AJ4, AG1, AE1	M[15:0]_TXEN	I/O- TS with pull up, slew	Ports [15:0] – Transmit Enable Strap option for RMII/GPSI	
AE18, AG18, AE16, AG16, AG14, AE13, AG12, AE10, AG10, AG8, AE7, AG6, AE4, AG4, AG3, AE3	M[15:0]_TXD[1]	Output, slew	Ports [15:0] – Transmit Data Bit [1]	
AG19, AH18, AF16, AH16, AH14, AF13, AH12, AF10, AH10, AH8, AF7, AH6, AF4, AH4, AG2, AE2	M[15:0]_TXD[0]	Output, slew	Ports [15:0] – Transmit Data Bit [0]	
LED Interface				
Ball No(s)	Symbol	I/O	Description	
---------------	--------------------------	--	---	--
C29	LED_CLK/TSTOUT0	I/O- TS with pull up	LED Serial Interface Output Clock	
D29	LED_SYN/TSTOUT1	I/O- TS with pull up	LED Output Data Stream Envelope	
E29	LED_BIT/TSTOUT2	I/O- TS with pull up	LED Serial Data Output Stream	
C27	INIT_DONE/TSTOUT9	I/O- TS with pull up	System start operation	
D27	INIT_START/TSTOUT1 0	I/O- TS with pull up	Start initialization	
C26	CHECKSUM_OK/TSTO UT11	I/O- TS with pull up	EEPROM read OK	
D26	FCB_ERR/TSTOUT12	I/O- TS with pull up	FCB memory self test fail	
D25	MCT_ERR/TSTOUT13	I/O- TS with pull up	MCT memory self test fail	
D24	BIST_IN_PRC/TSTOUT 14	I/O- TS with pull up	Processing memory self test	
E24	BIST_DONE/TSTOUT1 5	I/O- TS with pull up	Memory self test done	
Trunk Enable		•		
C22	TRUNK0	Input w/ weak internal pull down resistors	Trunk Port Enable	
A21	TRUNK1	Input w/ weak internal pull down resistors	Trunk Port Enable	
Test Facility				
U3	T_MODE0	I/O-TS	Test Pin – Set Mode upon Reset, and provides NAND Tree test output during test mode (Pull Up)	
C10	T_MODE1	I/O-TS	Test Pin – Set Mode upon Reset, and provides NAND Tree test output during test mode (Pull Up) T_MODE1 T_MODE0 0 0 NandTree 0 1 Reserved 1 0 reserved 1 1 Regular operation T_MODE0 and T_MODE1 are used for manufacturing tests. The signals should both be set to 1 for regular operation.	
F3	SCAN_EN	Input with pull down	Scan Enable 0 - Normal mode (unconnected)	

ZL50415

Ball No(s)	Symbol	I/O	Description
E27	SCANMODE	Input with pull down	1 - Enables Test mode. 0 - Normal mode (unconnected)
System Clock, Power, an	nd Ground Pins		
E1	SCLK	Input	System Clock at 100 MHz
K12, K13, K17,K18 M10, N10, M20, N20, U10, V10, U20, V20, Y12, Y13, Y17, Y18	VDD	Power	+2.5 Volt DC Supply
F13, F14, F15, F16, F17, N6, P6, R6, T6, U6, N24, P24, R24, T24, U24, AD13, AD14, AD15, AD16, AD17	VCC	Power	+3.3 Volt DC Supply
M12, M13, M14, M15, M16, M17, M18, N12, N13, N14, N15, N16, N17, N18, P12, P13, P14, P15, P16, P17, P18, R12, R13, R14, R15, R16, R17, R18, T12, T13, T14, T15, T16, T17, T18, U12, U13, U14, U15, U16, U17, U18, V12, V13, V14, V15, V16, V17, V18,	VSS	Power Ground	Ground
F1	AVCC	Analog Power	Analog +2.5 Volt DC Supply
D1	AGND	Analog Ground	Analog Ground
Misc.			·
D22	SCANCOL	Input	Scans the Collision signal of Home PHY
D23	SCANCLK	Input/ output	Clock for scanning Home PHY collision and link
E23	SCANLINK	Input	Link up signal from Home PHY
F2	RESIN#	Input	Reset Input
G2	RESETOUT_	Output	Reset PHY

Ball No(s)	Symbol	I/O	Description
B22, A22, C23, B23, A23, C24, F4, F5, G4, G5, H4, H5, J4, J5, K4, K5, L4, L5, M4, M5, N4, N5, G3, H1, H2, H3, J1, J2, J3, K1, K2, K3, L1, L2, L3, M1, M2, M3, U4, U5, V4, V5, W4, W5, Y4, Y5, AA4, AA5, AB4, AB5, AC4, AC5, AD4, AD5, W1, Y1, Y2, Y3, AA1, AA2, AA3, AB1, AB2, AB3, AC1, AC2, AC3, AD1, AD2, AD3, N3, N2, N1, P3, P2, P1, R5, R4, R3, R2, R1, T5, T4, T3, T2, T1, W3, W2, V1, G1, V3, P4, P5, V2, U1, U2, U26, U25, V26, V25, W26, W25, Y27, Y26, AA26, AA25, AB26, AB25, AC26, AC25, AD26, AD25, T28, U28, R25, U29, T29, U27, V29, V28, V27, W29, W28, W27, Y29, Y28, Y25, AA29, AA28, AA27, AB29, AB28, AB27, T26, R26, T27, T25, P29, G26, G25, H26, H25, J26, J25, K25, K26, M25, L26, M26, L25, N26, N25, P26, P25, F28, G28, E25, G29, F29, G27,H29, H28, H27, J29, J28, J27, K29, K28, K27, L29, L28, L27, M29, M28, M27, F26, E26, F27, F25, N29,B24, AC29, AE28, AJ27, AF27, AJ25, AF24, AH23, AE19, AC28, AF28, AH27, AE27, AH25, AE24, AF22, AF20, AC27, AF29, AG27, AF26, AG25, AG23,	Symbol Reserved	I/O-TS	Description Reserved Pin
AE24, AF22, AF20, AC27, AF29, AG27,			

Ball No(s)	Symbol	I/O	Description
	pull up, 1= pull up 0= pu STOUT15 are used by the I		
C29	TSTOUT0		Reserved
D29	TSTOUT1	Default: Enable (1)	RMII MAC Power Saving Enable 0 - No power saving 1 - Power saving
C28, B28, E29	TSTOUT[4:2]		Reserved
D28	TSTOUT5	Default: SCLK (1)	Scan Speed 0 - ° SCLK(HPNA) 1 - SCLK
E28	TSTOUT6		Reserved
A27	TSTOUT7	Default: 128K x 32 or 128K x 64 (1)	Memory Size 0 - 256K x 32 or 256K x 64 (4M total) 1 - 128K x 32 or 128K x 64 (2M total)
B27	TSTOUT8	Default: Not Installed (1)	EEPROM Installed 0 - EEPROM installed 1 - EEPROM not installed
C27	TSTOUT9	Default: MCT aging enable (1)	MCT Aging 0 - MCT aging disable 1 - MCT aging enable
D27	TSTOUT10	Default: FCB aging enable (1)	FCB Aging 0 - FCB aging disable 1 - FCB aging enable
C26	TSTOUT11	Default: Timeout reset enable (1)	Timeout Reset 0 - Time out reset disable 1 - Time out reset enable. Issue reset if any state machine did not go back to idle for 5 Sec.
D26	TSTOUT12		Reserved
D25	TSTOUT13	Default: Single depth (1)	FDB RAM depth (1 or 2 layers) 0 - Two layers 1 - One layer
D24	TSTOUT14		Reserved.
E24	TSTOUT15	Default: Normal operation	SRAM Test Mode 0 - Enable test mode 1 - Normal operation
AE20, AJ18, AJ21, AJ16, AJ14, AE14, AJ12, AE11, AJ10, AJ8, AE8, AJ6, AE5, AJ4, AG1, AE1,	M[15:0]_TXEN	Default: RMII	0 – GPSI 1 - RMII

Ball No(s)	Symbol	I/O	Description
C21	P_D	Must be pulled- down	Reserved - Must be pulled-down
C19, B19, A19	OE_CLK[2:0]	Default: 111	Programmable delay for internal OE_CLK from SCLK input. The OE_CLK is used for generating the OE0 and OE1 signals Suggested value is 001.
C20, B20, A20	LA_CLK[2:0]	Default: 111	Programmable delay for LA_CLK from internal OE_CLK. The LA_CLK delay from SCLK is the sum of the delay programmed in here and the delay in P_D[15:13]. Suggested value is 011.

Notes:

# =	Active low signal
Input =	Input signal
In-ST =	Input signal with Schmitt-Trigger
Output =	Output signal (Tri-State driver)
Out-OD=	Output signal with Open-Drain driver
I/O-TS =	Input & Output signal with Tri-State driver
I/O-OD =	Input & Output signal with Open-Drain driver

13.3 Ball – Signal Name

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
D20	LA_D[63]	D3	LA_D[19]	A9	LA_OE0#
B21	LA_D[62]	E3	LA_D[18]	B9	LA_OE1#
D19	LA_D[61]	D2	LA_D[17]	F4	RESERVED
E19	LA_D[60]	E2	LA_D[16]	F5	RESERVED
D18	LA_D[59]	A7	LA_D[15]	G4	RESERVED
E18	LA_D[58]	B7	LA_D[14]	G5	RESERVED
D17	LA_D[57]	A6	LA_D[13]	H4	RESERVED
E17	LA_D[56]	B6	LA_D[12]	H5	RESERVED
D16	LA_D[55]	C6	LA_D[11]	J4	RESERVED
E16	LA_D[54]	A5	LA_D[10]	J5	RESERVED
D15	LA_D[53]	B5	LA_D[9]	K4	RESERVED

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
E15	LA_D[52]	C5	LA_D[8]	K5	RESERVED
D14	LA_D[51]	A4	LA_D[7]	L4	RESERVED
E14	LA_D[50]	B4	LA_D[6]	L5	RESERVED
D13	LA_D[49]	C4	LA_D[5]	M4	RESERVED
E13	LA_D[48]	A3	LA_D[4]	M5	RESERVED
D21	LA_D[47]	B3	LA_D[3]	N4	RESERVED
E21	LA_D[46]	C3	LA_D[2]	N5	RESERVED
A18	LA_D[45]	B2	LA_D[1]	G3	RESERVED
B18	LA_D[44]	C2	LA_D[0]	H1	RESERVED
C18	LA_D[43]	C14	LA_A[20]	H2	RESERVED
A17	LA_D[42]	A13	LA_A[19]	Н3	RESERVED
B17	LA_D[41]	B13	LA_A[18]	J1	RESERVED
C17	LA_D[40]	C13	LA_A[17]	J2	RESERVED
A16	LA_D[39]	A12	LA_A[16]	J3	RESERVED
B16	LA_D[38]	B12	LA_A[15]	K1	RESERVED
C16	LA_D[37]	C12	LA_A[14]	K2	RESERVED
A15	LA_D[36]	A11	LA_A[13]	К3	RESERVED
B15	LA_D[35]	B11	LA_A[12]	L1	RESERVED
C15	LA_D[34]	C11	LA_A[11]	L2	RESERVED
A14	LA_D[33]	D11	LA_A[10]	L3	RESERVED
B14	LA_D[32]	E11	LA_A[9]	M1	RESERVED
D9	LA_D[31]	A10	LA_A[8]	M2	RESERVED
E9	LA_D[30]	B10	LA_A[7]	M3	RESERVED
D8	LA_D[29]	D10	LA_A[6]	U4	RESERVED
E8	LA_D[28]	E10	LA_A[5]	U5	RESERVED
D7	LA_D[27]	A8	LA_A[4]	V4	RESERVED
E7	LA_D[26]	C7	LA_A[3]	V5	RESERVED
D6	LA_D[25]	B8	LA_DSC#	W4	RESERVED
E6	LA_D[24]	C1	LA_CLK	W5	RESERVED
D5	LA_D[23]	C9	LA_WE#	Y4	RESERVED
E5	LA_D[22]	D12	LA_WE0#	Y5	RESERVED
D4	LA_D[21]	E12	LA_WE1#	AA4	RESERVED

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
E4	LA_D[20]	C8	LA_OE#	AA5	RESERVED
AB4	RESERVED	U2	RESERVED	AH7	M[4]_RXD[0]
AB5	RESERVED	R28	MDC	AE6	M[3]_RXD[0]
AC4	RESERVED	P28	MDIO	AH5	M[2]_RXD[0]
AC5	RESERVED	R29	M_CLK	AH2	M[1]_RXD[0]
AD4	RESERVED	AC29	RESERVED	AF2	M[0]_RXD[0]
AD5	RESERVED	AE28	RESERVED	AC27	RESERVED
W1	RESERVED	AJ27	RESERVED	AF29	RESERVED
Y1	RESERVED	AF27	RESERVED	AG27	RESERVED
Y2	RESERVED	AJ25	RESERVED	AF26	RESERVED
Y3	RESERVED	AF24	RESERVED	AG25	RESERVED
AA1	RESERVED	AH23	RESERVED	AG23	RESERVED
AA2	RESERVED	AE19	RESERVED	AF23	RESERVED
AA3	RESERVED	AF21	M[15]_RXD[1]	AG21	RESERVED
AB1	RESERVED	AJ19	M[14]_RXD[1]	AH21	M[15]_CRS_DV
AB2	RESERVED	AF18	M[13]_RXD[1]	AF19	M[14]_CRS_DV
AB3	RESERVED	AJ17	M[12]_RXD[1]	AF17	M[13]_CRS_DV
AC1	RESERVED	AJ15	M[11]_RXD[1]	AG17	M[12]_CRS_DV
AC2	RESERVED	AF15	M[10]_RXD[1]	AG15	M[11]_CRS_DV
AC3	RESERVED	AJ13	M[9]_RXD[1]	AF14	M[10]_CRS_DV
AD1	RESERVED	AF12	M[8]_RXD[1]	AG13	M[9]_CRS_DV
AD2	RESERVED	AJ11	M[7]_RXD[1]	AF11	M[8]_CRS_DV
AD3	RESERVED	AJ9	M[6]_RXD[1]	AG11	M[7]_CRS_DV
N3	RESERVED	AF9	M[5]_RXD[1]	AG9	M[6]_CRS_DV
N2	RESERVED	AJ7	M[4]_RXD[1]	AF8	M[5]_CRS_DV
N1	RESERVED	AF6	M[3]_RXD[1]	AG7	M[4]_CRS_DV
P3	RESERVED	AJ5	M[2]_RXD[1]	AF5	M[3]_CRS_DV
P2	RESERVED	AJ3	M[1]_RXD[1]	AG5	M[2]_CRS_DV
P1	RESERVED	AF1	M[0]_RXD[1]	AH3	M[1]_CRS_DV
R5	RESERVED	AC28	RESERVED	AF3	M[0]_CRS_DV
R4	RESERVED	AF28	RESERVED	AD29	RESERVED
R3	RESERVED	AH27	RESERVED	AG28	RESERVED

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
R2	RESERVED	AE27	RESERVED	AJ26	RESERVED
R1	RESERVED	AH25	RESERVED	AE26	RESERVED
T5	RESERVED	AE24	RESERVED	AJ24	RESERVED
T4	RESERVED	AF22	RESERVED	AE23	RESERVED
Т3	RESERVED	AF20	RESERVED	AJ22	RESERVED
T2	RESERVED	AE21	M[15]_RXD[0]	AJ20	RESERVED
T1	RESERVED	AH19	M[14]_RXD[0]	AE20	M[15]_TXEN
W3	RESERVED	AH20	M[13]_RXD[0]	AJ18	M[14]_TXEN
W2	RESERVED	AH17	M[12]_RXD[0]	AJ21	M[13]_TXEN
V1	RESERVED	AH15	M[11]_RXD[0]	AJ16	M[12]_TXEN
G1	RESERVED	AE15	M[10]_RXD[0]	AJ14	M[11]_TXEN
V3	RESERVED	AH13	M[9]_RXD[0]	AE14	M[10]_TXEN
P4	RESERVED	AE12	M[8]_RXD[0]	AJ12	M[9]_TXEN
P5	RESERVED	AH11	M[7]_RXD[0]	AE11	M[8]_TXEN
V2	RESERVED	AH9	M[6]_RXD[0]	AJ10	M[7]_TXEN
U1	RESERVED	AE9	M[5]_RXD[0]	AJ8	M[6]_TXEN
AE8	M[5]_TXEN	AH8	M[6]_TXD[0]	G27	RESERVED
AJ6	M[4]_TXEN	AF7	M[5]_TXD[0]	H29	RESERVED
AE5	M[3]_TXEN	AH6	M[4]_TXD[0]	H28	RESERVED
AJ4	M[2]_TXEN	AF4	M[3]_TXD[0]	H27	RESERVED
AG1	M[1]_TXEN	AH4	M[2]_TXD[0]	J29	RESERVED
AE1	M[0]_TXEN	AG2	M[1]_TXD[0]	J28	RESERVED
AD27	RESERVED	AE2	M[0]_TXD[0]	J27	RESERVED
AH28	RESERVED	U26	RESERVED	K29	RESERVED
AG26	RESERVED	U25	RESERVED	K28	RESERVED
AE25	RESERVED	V26	RESERVED	K27	RESERVED
AG24	RESERVED	V25	RESERVED	L29	RESERVED
AE22	RESERVED	W26	RESERVED	L28	RESERVED
AJ23	RESERVED	W25	RESERVED	L27	RESERVED
AG20	RESERVED	Y27	RESERVED	M29	RESERVED
AE18	M[15]_TXD[1]	Y26	RESERVED	M28	RESERVED
AG18	M[14]_TXD[1]	AA26	RESERVED	M27	RESERVED

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
AE16	M[13]_TXD[1]	AA25	RESERVED	G26	RESERVED
AG16	M[12]_TXD[1]	AB26	RESERVED	G25	RESERVED
AG14	M[11]_TXD[1]	AB25	RESERVED	H26	RESERVED
AE13	M[10]_TXD[1]	AC26	RESERVED	H25	RESERVED
AG12	M[9]_TXD[1]	AC25	RESERVED	J26	RESERVED
AE10	M[8]_TXD[1]	AD26	RESERVED	J25	RESERVED
AG10	M[7]_TXD[1]	AD25	RESERVED	K25	RESERVED
AG8	M[6]_TXD[1]	U27	RESERVED	K26	RESERVED
AE7	M[5]_TXD[1]	V29	RESERVED	M25	RESERVED
AG6	M[4]_TXD[1]	V28	RESERVED	L26	RESERVED
AE4	M[3]_TXD[1]	V27	RESERVED	M26	RESERVED
AG4	M[2]_TXD[1]	W29	RESERVED	L25	RESERVED
AG3	M[1]_TXD[1]	W28	RESERVED	N26	RESERVED
AE3	M[0]_TXD[1]	W27	RESERVED	N25	RESERVED
AD28	RESERVED	Y29	RESERVED	P26	RESERVED
AG29	RESERVED	Y28	RESERVED	P25	RESERVED
AH26	RESERVED	Y25	RESERVED	F28	RESERVED
AF25	RESERVED	AA29	RESERVED	G28	RESERVED
AH24	RESERVED	AA28	RESERVED	E25	RESERVED
AG22	RESERVED	AA27	RESERVED	G29	RESERVED
AH22	RESERVED	AB29	RESERVED	F29	RESERVED
AE17	RESERVED	AB28	RESERVED	F26	RESERVED
AG19	M[15]_TXD[0]	AB27	RESERVED	E26	RESERVED
AH18	M[14]_TXD[0]	R26	RESERVED	F25	RESERVED
AF16	M[13]_TXD[0]	T25	RESERVED	E24	BIST_DONE/TSTOUT[15]
AH16	M[12]_TXD[0]	T26	RESERVED	D24	BIST_IN_PRC/TST0UT[14]
AH14	M[11]_TXD[0]	T28	RESERVED	D25	MCT_ERR/TSTOUT[13]
AF13	M[10]_TXD[0]	U28	RESERVED	D26	FCB_ERR/TSTOUT[12]
AH12	M[9]_TXD[0]	R25	RESERVED	C26	CHECKSUM_OK/TSTOUT [11]
AF10	M[8]_TXD[0]	U29	RESERVED	D27	INIT_START/TSTOUT[10]
AH10	M[7]_TXD[0]	T29	RESERVED	C27	INIT_DONE/TSTOUT[9]

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
B27	TSTOUT[8]	U18	VSS	N12	VSS
A27	TSTOUT[7]	V12	VSS	N13	VSS
E28	TSTOUT[6]	V13	VSS	K17	VDD
D28	TSTOUT[5]	V14	VSS	K18	VDD
C28	TSTOUT[4]	V15	VSS	M10	VDD
B28	TSTOUT[3]	V16	VSS	N10	VDD
E29	LED_BIT/TSTOUT[2]	V17	VSS	M20	VDD
D29	LED_SYN/TSTOUT[1]	V18	VSS	N20	VDD
C29	LED_CLK/TSTOUT[0]	N14	VSS	U10	VDD
N29	RESERVED	N15	VSS	V10	VDD
P29	RESERVED	N16	VSS	U20	VDD
F3	SCAN_EN	N17	VSS	V20	VDD
E1	SCLK	N18	VSS	Y12	VDD
U3	T_MODE0	P12	VSS	Y13	VDD
C10	T_MODE1	P13	VSS	Y17	VDD
B24	RESERVED	P14	VSS	Y18	VDD
A21	TRUNK1	P15	VSS	K12	VDD
C22	TRUNK0	P16	VSS	K13	VDD
A26	STROBE	C19	OE_CLK2	M16	VSS
B26	D0	B19	OE_CLK1	M17	VSS
C25	AUTOFD	A19	OE_CLK0	M18	VSS
A24	SCL	R13	VSS	F16	VDD33
A25	SDA	R14	VSS	F17	VDD33
F1	AVCC	R15	VSS	N6	VDD33
D1	AGND	R16	VSS	P6	VDD33
D22	SCANCOL	R17	VSS	R6	VDD33
E23	SCANLINK	R18	VSS	Т6	VDD33
E27	SCANMODE	T12	VSS	U6	VDD33
N28		T13	VSS	N24	VDD33
N27		T14	VSS	P24	VDD33
F2	RESIN#	T15	VSS	R24	VDD33
G2	RESETOUT_	T16	VSS	T24	VDD33

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
B22	Reserved	T17	VSS	U24	VDD33
A22	Reserved	T18	VSS	AD13	VDD33
C23	Reserved	U12	VSS	AD14	VDD33
B23	Reserved	U13	VSS	AD15	VDD33
A23	Reserved	U14	VSS	AD16	VDD33
C24	RESERVED	U15	VSS	AD17	VDD33
D23	SCANCLK	U16	VSS	F13	VDD33
T27	RESERVED	U17	VSS	F14	VDD33
F27	RESERVED	M12	VSS	F15	VDD33
C20	LA_CLK2	M13	VSS		
B20	LA_CLK1	M14	VSS		
A20	LA_CLK0	M15	VSS		
C21	P_D	P17	VSS		
E20	RESERVED	P18	VSS		
B25	RESERVED	R12	VSS		

13.4 AC/DC Timing

13.4.1 Absolute Maximum Ratings

Storage Temperature	-65C to +150C	
Operating Temperature	-40°C to 85°C	
Supply Voltage VCC with Resp	ect to V _{SS}	+3.0 V to +3.6 V
Supply Voltage VDD with Resp	ect to V _{SS}	+2.38 V to +2.75 V
Voltage on Input Pins		-0.5 V to (VDD33 + 0.3 V)

Caution: Stress above those listed may damage the device. Exposure to the Absolute Maximum Ratings for extended periods may affect device reliability. Functionality at or above these limits is not implied.

13.4.2 DC Electrical Characteristics

VCC = 3.0 V to 3.6 V (3.3 v + 10%) $T_{\text{AMBIENT}} = -40^{\circ}\text{C}$ to 85°C

VDD = 2.5V +10% - 5%

13.4.3 Recommended Operation Conditions

Querra ha a l	Devenue (en Deservición	Pre			
Symbol	Parameter Description	Min	Тур	Мах	Unit
f _{osc}	Frequency of Operation		100		MHz
I _{DD1}	Supply Current – @ 100 MHz (VDD33=3.3 V)			450	mA
I _{DD2}	Supply Current – @ 100 MHz (VDD=2.5 V)			1500	mA
V _{OH}	Output High Voltage (CMOS)	VDD33 - 0.5			V
V _{OL}	Output Low Voltage (CMOS)			0.5	V
V _{IH-TTL}	Input High Voltage (TTL 5V tolerant)	VDD33 x 70%		VDD33+ 2.0	V
V _{IL-TTL}	Input Low Voltage (TTL 5V tolerant)			VDD33 x 30%	V
C _{IN}	Input Capacitance			5	pF
C _{OUT}	Output Capacitance			5	pF
C _{I/O}	I/O Capacitance			7	pF
θ _{ja}	Thermal resistance with 0 air flow			11.2	C/W
θ _{ja}	Thermal resistance with 1 m/s air flow			10.2	C/W
θ _{ja}	Thermal resistance with 2 m/s air flow			8.9	C/W

13.5 Local Frame Buffer SBRAM Memory Interface

13.5.1 Local SBRAM Memory Interface







Figure 13 - Local Memory Interface - Output valid delay timing

		-100MHz		
Symbol	Parameter	Min (ns)	Max (ns)	Note:
L1	LA_D[63:0] input set-up time	4		
L2	LA_D[63:0] input hold time	1.5		
L3	LA_D[63:0] output valid delay	1.5	7	C _L = 25pf
L4	LA_A[20:3] output valid delay	2	7	C _L = 30pf
L6	LA_ADSC# output valid delay	1	7	C _L = 30pf
L7	LA_WE[1:0]#output valid delay	1	7	C _L = 25pf

L8	LA_OE[1:0]# output valid delay	-1	1	C _L = 25pf
L9	LA_WE# output valid delay	1	7	C _L = 25pf
L10	LA_OE# output valid delay	1	5	C _L = 25pf

Table 10 - AC Characteristics – Local frame buffer SBRAM Memory Interface

13.6 AC Characteristics

13.6.1 Reduced Media Independent Interface







Figure 15 - AC Characteristics – Reduced Media Independent Interface

		-50MHz		
Symbol	Parameter	Min (ns)	Max (ns)	Note:
M2	M[15:0]_RXD[1:0] Input Setup Time	4		
M3	M[15:0]_RXD[1:0] Input Hold Time	1		
M4	M[15:0]_CRS_DV Input Setup Time	4		
M5	M[15:0]_CRS_DV Input Hold Time	1		
M6	M[15:0]_TXEN Output Delay Time	2	11	C _L = 20 pF
M7	M[15:0]_TXD[1:0] Output Delay Time	2	11	C _L = 20 pF

Table 11 - AC Characteristics – Reduced Media Independent Interface

13.6.2 LED Interface



Figure 16 - AC Characteristics – LED Interface

		Variable FREQ.		
Symbol	Parameter	Min (ns)	Max (ns)	Note:
LE5	LED_SYN Output Valid Delay	-1	7	C _L = 30pf
LE6	LED_BIT Output Valid Delay	-1	7	C _L = 30pf

Table 12 - AC Characteristics – LED Interface

13.6.3 SCANLINK SCANCOL Output Delay Timing



Figure 17 - SCANLINK SCANCOL Output Delay Timing





		-25MHz				
Symbol	Parameter	Min (ns)	Max (ns)	Note:		
C1	SCANLINK input set-up time	20				
C2	SCANLINK input hold time	2				
C3	SCANCOL input setup time	20				
C4	SCANCOL input hold time	1				
C5	SCANLINK output valid delay	0	10	C _L = 30pf		
C7	SCANCOL output valid delay	0	10	C _L = 30pf		

Table 13 - SCANLINK, SCANCOL Timing

13.6.4 MDIO Input Setup and Hold Timing



Figure 19 - MDIO Input Setup and Hold Timing



Figure 20 - MDIO Output Delay Timing

		1MHz				
Symbol	Parameter	Min (ns)	Max (ns)	Note:		
D1	MDIO input setup time	10				
D2	MDIO input hold time	2				
D3	MDIO output delay time	1	20	C _L = 50pf		

Table 14 - MDIO Timing

13.6.5 I²C Input Setup Timing



Figure 21 - I²C Input Setup Timing



Figure 22 - I²C Output Delay Timing

		50KHz				
Symbol	Parameter	Min (ns)	Max (ns)	Note:		
S1	SDA input setup time	20				
S2	SDA input hold time	1				
S3*	SDA output delay time	4 usec	6 usec	C _L = 30pf		
* Open Drain	* Open Drain Output. Low to High transistor is controlled by external pullup resistor.					

Table 15 - I²C Timing

13.6.6 Serial Interface Setup Timing



Figure 23 - Serial Interface Setup Timing



Figure 24 - Serial Interface Output Delay Timing

Symbol	Parameter	Min (ns)	Max (ns)	Note:
D1	D0 setup time	20		
D2	D0 hold time	3µs		
D3	AutoFd output delay time	1	50	C _L = 100pf
D4	Strobe low time	5µs		
D5	Strobe high time	5µs		

Table 16 - Serial Interface Timing





For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE