Signetics

PLS103 Field-Programmable Gate Array (16 \times 9 \times 9)

Signetics Programmable Logic Product Specification

Application Specific Products • Series 28

DESCRIPTION

The PLS103 is a bipolar, fuse Programmable Gate Array. The device consists of nine AND/NAND gates which share 16 common inputs. The type of gate is selected by programming the output as active-High (H) or active-Low (L). Each of the 16 inputs I_0-I_{15} can be programmed to provide the True (H), Complement (L), or Don't Care (—) state to each of the nine AND/NAND gates. OR/NOR logic functions can also be implemented by complementing the inputs and outputs via on-chip inverting buffers.

The device is field programmable, which means that custom patterns are immediately available.

The PLS103 includes chip-enable control for output strobing and inhibit. It features 3-State outputs for ease of expansion of input variables and application in bus-organized systems.

Order codes are listed in the Ordering Information Table.

- 111


FEATURES

- Field-Programmable (Ni-Cr link)
- 16 input variables
- 9 output functions
- Chip Enable input
- I/O propagation delay: 35ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: −100μA (max.)
- 3-State outputs
- Output disable function: Hi-Z
- Fully TTL compatible


APPLICATIONS

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders


PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM




LOGIC FUNCTION



CE 115 114 113 112 111

PLS103

FPGA LOGIC DIAGRAM



PLS103

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-pin Plastic DIP 600mil-wide	PLS103N
28-pin Plastic Leaded Chip Carrier	PLS103A

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _{IN}	Input voltage	+ 5.5	V _{DC}
Vo	Output voltage	+5.5	V _{DC}
I _{IN}	Input current	± 30	mA
lout	Output current	+ 100	mA
T _A Operating temperature range		0 to +75	°C
T _{STG}	Storage temperature range	-65 to +150	°C

NOTE:

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

SYMBOL	PARAMETER	TEST CONDITION					
	7 ATTAINETEN	TEST CONDITION	Min	Typ ²	Max	UNI	
Input vol	tage ¹						
VIH	High	V _{CC} = Max	2.0			v	
V _{IL}	Low Clamp ³	$V_{CC} = Min$ $V_{CC} = Min, I_{IN} = -12mA$		-0.8	0.8 -1.2	V	
Output vo	oltage ¹			l		L	
V _{OH} V _{OL}	High ⁵ Low ⁴	V_{CC} = Min I_{OH} = -2mA I_{OI} = 9.6mA	2.4	0.35	0.45	V	
Input cur	rent	OL COLOR		0.33	0.45		
t _{IH} t _{IL}	High Low	V _{IN} = 5.5V V _{IN} = 0.45V		< 1 -10	25 -100	μA μA	
Output cu	ırrent						
I _{O(OFF)}	Hi-Z state	CE = High, V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V		1 -1	40 -40	μΑ	
los	Short circuit ^{3,6}	CE = Low, V _{OUT} = 0V	-15		-70	mA	
lcc	V _{CC} supply current ⁷	V _{CC} = Max		120	170	mA	
Capacitan	ce						
CIN	Input	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$		8		ρF	
C _{OUT}	Output	$V_{OUT} = 2.0V$		15		pF	

Notes on following page.

TEMPERATUR	E
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress
rating only. Functional operation at these or any other conditions above those indicated in the operational
and programming specification of the device is not implied.

PLS103


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

OVERDOL							
SYMBOL	PARAMETER	то	FROM	Min	Typ ²	Max	UNIT
Propagati	on delay		1.,	'		· · · · · ·	
t _{PD}	Input	Output	Input		20	35	ns
t _{CE}	Chip enable	Output	Chip enable		15	30	ns
Disable ti	me			•		·	-
t _{CD}	Chip disable	Output	Chip enable	<u> </u>	15	30	ns


- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = + 25°C.
- 3. Test one pin at a time.
- 4. Measure with a programmed logic condition for which the output under test is at a low logic level. Output sink current is supplied through a resistor to V_{CC}. 5. Measured with V_{IL} applied to CE and a logic high at the output.
- 6. Duration of short circuit should not exceed 1 second.
- 7. I_{CC} is measured with the outputs open.

PLS103

TEST LOAD CIRCUITS



VOLTAGE WAVEFORMS




LOGIC PROGRAMMING

In a virgin device all Ni-Cr links are intact. PLS013 logic designs can be generated using Signetics' AMAZE PLD design software or one of several other commercially available, JEDEC standard PLD design software packages. Boolean and/or state equation entry is accepted.


PLS013 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics' AMAZE PLD design software (PTP module). AMAZE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

OUTPUT POLARITY - (F)



"AND" ARRAY - (I), (P)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Gn will be unconditionally inhibited if both the True and Complement fuses of any input (I) are left intact.

VIRGIN STATE

The PLS103 virgin device is factory shipped in an unprogrammed state, with all fuses intact, such that:

- 1. All Pn terms are disabled (inactive).
- 2. All Pn terms are active on all outputs.
- 3. All outputs are active-Low.

May 11, 1988

4-106

PLS103

FPGA PROGRAM TABLE

CUSTOMER NAME	THIS PORTION TO BE COMPLETED BY SIGNETICS
PURCHASE ORDER #	CF (XXXX)
SIGNETICS DEVICE #	CUSTOMER SYMBOLIZED PART #
TOTAL NUMBER OF PARTS	DATE RECEIVED
PROGRAM TABLE #	COMMENTS
• • •	
F ₁ (17)	
-, ,	
• • •	
F ₄ (13)	
F ₅ (12)	
F ₆ (11) =	
F ₇ (10)	
F. (0) _	

GATE	T							INP	UT							
POLARITY	I ₁₅	14	13	12	1,1	10	l ₉	18	1,	16	I ₅	14	l ₃	I ₂	١,	I ₀
F ₀																
F,																
F ₂																
F ₃													I		<u> </u>	
F ₄									<u> </u>							
F ₅								1	 			<u> </u>				
F ₆								†			_					
F ₇								†							 	
F ₈						<u> </u>								-	<u> </u>	
PIN NO.	2 0	2	2 2	2	2 4	2 5	2 6	2 7	1	2	3	4	5	6	7	8
VARIABLE NAME																
NOTES:							Pf	ROGRAN	TABL	ENTRI	ES	AN	D		CONTE	ROL
 The FPGA is shipped with all links intact. Thus a background of entries corresponding to states of virgin links exists in the table, shown BLANK for clarify. Unused Inputs are normally programmed Don't Care (—). Unused Gates can be left blank. 									INACTIVE 0 I H T L Don't Care —			HIGH H LOW L				