

RIVA 128™
128-BIT 3D MULTIMEDIA ACCELERATOR

DESCRIPTION

The RIVA 128™ is the first 128-bit 3D Multimedia Accelerator to offer unparalleled 2D and 3D performance, meeting all the requirements of the mainstream PC graphics market and Microsoft's PC'97. The RIVA 128 introduces the most advanced Direct3D™ acceleration solution and also delivers leadership VGA, 2D and Video performance, enabling a range of applications from 3D games through to DVD, InterCast™ and video conferencing.



KEY FEATURES

- Fast 32-bit VGA/SVGA
- High performance 128-bit 2D/GUI/DirectDraw Acceleration
- Interactive, Photorealistic Direct3D Acceleration with advanced effects
- Massive 1.6Gbytes/s, 100MHz 128-bit wide frame buffer interface
- Video Acceleration for DirectDraw/DirectVideo, MPEG-1/2 and Indeo®
 - Planar 4:2:0 and packed 4:2:2 Color Space Conversion
 - X and Y smooth up and down scaling
- 230MHz Palette-DAC supporting up to 1600x1200@75Hz
- NTSC and PAL output with flicker-filter
- Multi-function Video Port and serial interface
- Bus mastering DMA 66MHz Accelerated Graphics Port (AGP) 1.0 Interface
- Bus mastering DMA PCI 2.1 interface
- 0.35 micron 5LM CMOS
- 300 PBGA

BLOCK DIAGRAM




TABLE OF CONTENTS

1	REVISION HISTORY	4
1	RIVA 128 300PBGA DEVICE PINOUT	5
2	PIN DESCRIPTIONS	6
2.1	ACCELERATED GRAPHICS PORT (AGP) INTERFACE	6
2.2	PCI 2.1 LOCAL BUS INTERFACE	6
2.3	SGRAM FRAMEBUFFER INTERFACE	8
2.4	VIDEO PORT.....	8
2.5	DEVICE ENABLE SIGNALS.....	9
2.6	DISPLAY INTERFACE	9
2.7	VIDEO DAC AND PLL ANALOG SIGNALS	9
2.8	POWER SUPPLY	9
2.9	TEST.....	10
3	OVERVIEW OF THE RIVA 128.....	11
3.1	BALANCED PC SYSTEM.....	11
3.2	HOST INTERFACE	11
3.3	2D ACCELERATION	12
3.4	3D ENGINE	12
3.5	VIDEO PROCESSOR.....	12
3.6	VIDEO PORT.....	13
3.7	DIRECT RGB OUTPUT TO LOW COST PAL/NTSC ENCODER	13
3.8	SUPPORT FOR STANDARDS.....	13
3.9	RESOLUTIONS SUPPORTED.....	13
3.10	CUSTOMER EVALUATION KIT.....	14
3.11	TURNKEY MANUFACTURING PACKAGE.....	14
4	ACCELERATED GRAPHICS PORT (AGP) INTERFACE	15
4.1	RIVA 128 AGP INTERFACE	16
4.2	AGP BUS TRANSACTIONS.....	16
5	PCI 2.1 LOCAL BUS INTERFACE.....	22
5.1	RIVA 128 PCI INTERFACE	22
5.2	PCI TIMING SPECIFICATION.....	23
6	SGRAM FRAMEBUFFER INTERFACE.....	29
6.1	SGRAM INITIALIZATION	31
6.2	SGRAM MODE REGISTER	31
6.3	LAYOUT OF FRAMEBUFFER CLOCK SIGNALS	32
6.4	SGRAM INTERFACE TIMING SPECIFICATION	32
7	VIDEO PLAYBACK ARCHITECTURE.....	37
7.1	VIDEO SCALER PIPELINE	38
8	VIDEO PORT	40
8.1	VIDEO INTERFACE PORT FEATURES	40
8.2	BI-DIRECTIONAL MEDIA PORT POLLING COMMANDS USING MPC	41
8.3	TIMING DIAGRAMS	42
8.4	656 MASTER MODE	46
8.5	VBI HANDLING IN THE VIDEO PORT	47
8.6	SCALING IN THE VIDEO PORT	47
9	BOOT ROM INTERFACE.....	48

10	POWER-ON RESET CONFIGURATION	50
11	DISPLAY INTERFACE	52
	11.1 PALETTE-DAC.....	52
	11.2 PIXEL MODES SUPPORTED.....	52
	11.3 HARDWARE CURSOR.....	53
	11.4 I2C INTERFACE.....	54
	11.5 ANALOG INTERFACE.....	55
	11.6 TV OUTPUT SUPPORT.....	56
12	IN-CIRCUIT BOARD TESTING	58
	12.1 TEST MODES.....	58
	12.2 CHECKSUM TEST.....	58
13	ELECTRICAL SPECIFICATIONS	59
	13.1 ABSOLUTE MAXIMUM RATINGS.....	59
	13.2 OPERATING CONDITIONS.....	59
	13.3 DC SPECIFICATIONS.....	59
	13.4 ELECTRICAL SPECIFICATIONS.....	60
	13.5 DAC CHARACTERISTICS.....	60
	13.6 FREQUENCY SYNTHESIS CHARACTERISTICS.....	61
14	PACKAGE DIMENSION SPECIFICATION	62
	14.1 300 PIN BALL GRID ARRAY PACKAGE.....	62
15	REFERENCES	63
16	ORDERING INFORMATION	63
	APPENDIX	64
A	PCI CONFIGURATION REGISTERS	64
	A.1 REGISTER DESCRIPTIONS FOR PCI CONFIGURATION SPACE.....	64

1 REVISION HISTORY

Date	Section, page	Description of change
15 Jul 97	6, page 28	Update of SGRAM framebuffer interface configuration diagrams.
28 Aug 97	13.5, page 59	Change of DAC specification from 206MHz to 230MHz max. operating frequency.
29 Aug 97	6.3, page 31	Update to recommendation for connection of FBCLK2 and FBCLKB pins.
4 Sep 97	10, page 49	Update to RAM Type Power-On Reset configuration bits.
15 Sep 97	13, page 58	Temperature specification TC now based on case, not ambient temperature.
15 Sep 97	13, page 58	Change to Power Supply voltage VDD specification.
17 Sep 97	1, page 5	Change to Video Port pin names.
17 Sep 97	2, page 6	Change to Video Port pin descriptions.
17 Sep 97	8, page 39	Updates to Video Port section.
18 Sep 97	11.6, page 55	Change to capacitor value in TV output implementation schematic.
18 Sep 97	13.3, page 58	Change to power dissipation specification.
25 Sep 97	4.2, page 16	Removal of AGP flow control description.
25 Sep 97	11.4, page 53	Updates to Serial Port description.

1 RIVA 128 300PBGA DEVICE PINOUT

20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

FBD[57]	FBD[56]	FBD[47]	FBD[45]	FBD[43]	FBD[41]	FBD[5]	FBA[8]	FBA[6]	FBA[4]	FBA[2]	FBA[0]	FBDQ[M]2	FBD[23]	FBD[21]	FBD[19]	FBD[17]	FBD[7]	FBD[6]	FBD[4]	FBD[3]	FBD[1]	FBD[0]	FBD[57]	
FBD[59]	FBD[58]	FBD[46]	FBD[44]	FBD[42]	FBD[40]	FBDQ[M]7	FBCLK1	FBA[7]	FBA[5]	FBA[3]	FBA[1]	FBA[9]	FBDQ[M]0	FBD[22]	FBD[20]	FBD[18]	FBD[16]	FBD[15]	FBD[14]	FBD[13]	FBD[12]	FBD[11]	FBD[10]	FBD[59]
FBD[61]	FBD[60]	FBD[53]	FBD[54]	FBD[55]	FBDQ[M]4	FBA[10]*	FBRAS#	FBWE#	FBDQ[M]1	FBD[9]	FBD[11]	FBD[13]	FBD[15]	FBD[25]	FBD[26]	FBD[27]	FBD[28]	FBD[2]	FBD[2]	FBD[2]	FBD[2]	FBD[2]	FBD[2]	FBD[61]
FBD[63]	FBD[62]	FBD[51]	FBD[52]	VDD	FBDQ[M]6	FBCS1	FBCS0	FBCAS#	FBDQ[M]3	FBD[8]	FBD[10]	FBD[12]	FBD[14]	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	FBD[63]
FBD[38]	FBD[39]	FBD[50]	VDD	VDD	VDD	FBCKE*																	FBD[38]	
FBD[36]	FBD[37]	FBD[49]	FBD[48]	VDD	VDD																		FBD[36]	
FBD[32]	FBD[33]	FBD[34]	FBD[35]	VDD	VDD																		FBD[32]	
FBDQ[M]13	FBDQ[M]15	FBDQ[M]14	FBDQ[M]12	NIC																			FBDQ[M]13	
FBD[104]	FBD[105]	FBD[119]	FBD[118]					GND	GND	GND	GND												FBD[104]	
FBD[106]	FBD[107]	FBD[117]	FBD[116]					GND	GND	GND	GND												FBD[106]	
FBD[108]	FBD[109]	FBD[115]	FBD[114]					GND	GND	GND	GND												FBD[108]	
FBD[110]	FBD[111]	FBD[113]	FBD[112]					GND	GND	GND	GND												FBD[110]	
FBD[120]	FBD[121]	FBD[103]	FBD[102]	NIC																			FBD[120]	
FBD[122]	FBD[123]	FBD[101]	FBD[100]	VDD																			FBD[122]	
FBD[124]	FBD[125]	FBD[99]	FBD[98]	NIC																			FBD[124]	
FBD[126]	FBD[127]	FBD[97]	VDD	HOST-CLAMP	HOSTVDD	HOST-CLAMP	HOSTVDD																FBD[126]	
VIDHSYNC	VIDVSYNC	FBD[96]	PCICBE#[0]	HOSTVDD	PCIPAR	PCITRDY#	PCIA[16]	PCIA[20]	PCICBE#[3]	PCIA[26]	PCIA[30]	AGPST[1]	PCIRST#	XTALOUT	HOSTVDD	NIC							VIDHSYNC	
ROMCS#	TESTMODE	PCIA[2]	PCIA[6]	PCIA[11]	PCIA[15]	PCIRSTOP#	PCIFRAME#	PCIA[18]	PCIA[22]	PCIA[24]	PCIA[28]	AGPPIPE#	PCIGNT#	PCINTA#	VREF	VDD	DACVDD	RED	COMP	BLUE	XTALIN	XTALIN	ROMCS#	
PCIA[5]	PCIA[7]	PCIA[0]	PCIA[4]	PCIA[9]	PCIA[13]	PCICBE#[1]	PCIRDY#	PCIA[17]	PCIA[21]	PCIA[25]	PCIA[27]	PCIA[31]	PCIREQ#	PCIREQ#	PCICLK	PCICLK	PCICLK	PCICLK	PCICLK	PCICLK	PCICLK	PCICLK	PCIA[5]	
PCIA[1]	PCIA[3]	AGPAD-STB0*	PCIA[8]	PCIA[10]	PCIA[12]	PCIA[14]	PCIDEVSEL#	PCICBE#[2]	PCIA[19]	PCIA[23]	PCIA[25]	PCIA[29]	PCIDSEL/AGPRBF#	AGPST[0]	PCICLK	PCICLK	PCICLK	PCICLK	PCICLK	PCICLK	PCICLK	PCICLK	PCIA[1]	

A B C D E F G H J K L M N P R T U V W Y

NOTES

- 1 NIC = No Internal Connection. Do not connect to these pins.
- 2 VDD=3.3V
- * Signals denoted with an asterisk are defined for future expansion. See *Pin Descriptions*, Section 2, page 6 for details.

2 PIN DESCRIPTIONS

2.1 ACCELERATED GRAPHICS PORT (AGP) INTERFACE

Signal	I/O	Description
AGPST[2:0]	I	<p>AGP status bus providing information from the arbiter to the RIVA 128 on what it may do. AGPST[2:0] only have meaning to the RIVA 128 when PCIGNT# is asserted. When PCIGNT# is de-asserted these signals have no meaning and must be ignored.</p> <p>000 Indicates that previously requested low priority read or flush data is being returned to the RIVA 128.</p> <p>001 Indicates that previously requested high priority read data is being returned to the RIVA 128.</p> <p>010 Indicates that the RIVA 128 is to provide low priority write data for a previous enqueued write command.</p> <p>011 Indicates that the RIVA 128 is to provide high priority write data for a previous enqueued write command.</p> <p>100 Reserved</p> <p>101 Reserved</p> <p>110 Reserved</p> <p>111 Indicates that the RIVA 128 has been given permission to start a bus transaction. The RIVA 128 may enqueue AGP requests by asserting AGPIPE# or start a PCI transaction by asserting PCIFRAME#. AGPST[2:0] are always an output from the Core Logic (AGP chipset) and an input to the RIVA 128.</p>
AGPRBF#	O	<p>Read Buffer Full indicates when the RIVA 128 is ready to accept previously requested low priority read data or not. When AGPRBF# is asserted the arbiter is not allowed to return (low priority) read data to the RIVA 128. This signal should be pulled up via a 4.7KΩ resistor (although it is supposed to be pulled up by the motherboard chipset).</p>
AGPIPE#	O	<p>Pipelined Read is asserted by RIVA 128 (when the current master) to indicate a full width read address is to be enqueued by the target. The RIVA 128 enqueues one request each rising clock edge while AGPIPE# is asserted. When AGPIPE# is de-asserted no new requests are enqueued across PCIAD[31:0]. AGPIPE# is a sustained tri-state signal from the RIVA 128 and is an input to the target (the core logic).</p>
AGPADSTB0* , AGPADSTB1*	I/O	<p>These signals are currently a "no-connect" in this revision of the RIVA 128 but may be activated to support AGP double-edge clocking in future pin compatible devices. It is recommended that these pins are connected directly to the AD_STB0 and AD_STB1 pins defined in the AGP specification.</p>

2.2 PCI 2.1 LOCAL BUS INTERFACE

Signal	I/O	Description
PCICLK	I	<p>PCI clock. This signal provides timing for all transactions on the PCI bus, except for PCIRST# and PCIINTA#. All PCI signals are sampled on the rising edge of PCICLK and all timing parameters are defined with respect to this edge.</p>
PCIRST#	I	<p>PCI reset. This signal is used to bring registers, sequencers and signals to a consistent state. When PCIRST# is asserted all output signals are tristated.</p>
PCIAD[31:0]	I/O	<p>32-bit multiplexed address and data bus. A bus transaction consists of an address phase followed by one or more data phases.</p>

Signal	I/O	Description
PCICBE[3:0]#	I/O	Multiplexed bus command and byte enable signals. During the address phase of a transaction PCICBE[3:0]# define the bus command, during the data phase PCICBE[3:0]# are used as byte enables. The byte enables are valid for the entire data phase and determine which byte lanes contain valid data. PCICBE[0]# applies to byte 0 (LSB) and PCICBE[3]# applies to byte 3 (MSB). When connected to AGP these signals carry different commands than PCI when requests are being enqueued using AGPIPE# . Valid byte information is provided during AGP write transactions. PCICBE[3:0]# are not used during the return of AGP read data.
PCIPAR	I/O	Parity. This signal is the even parity bit generated across PCIAD[31:0] and PCICBE[3:0]# . PCIPAR is stable and valid one clock after the address phase. For data phases PCIPAR is stable and valid one clock after either PCIIRDY# is asserted on a write transaction or PCITRDY# is asserted on a read transaction. Once PCIPAR is valid, it remains valid until one clock after completion of the current data phase. The master drives PCIPAR for address and write data phases; the target drives PCIPAR for read data phases.
PCIFRAME#	I/O	Cycle frame. This signal is driven by the current master to indicate the beginning of an access and its duration. PCIFRAME# is asserted to indicate that a bus transaction is beginning. Data transfers continue while PCIFRAME# is asserted. When PCIFRAME# is deasserted, the transaction is in the final data phase.
PCIIRDY#	I/O	Initiator ready. This signal indicates the initiator's (bus master's) ability to complete the current data phase of the transaction. See extended description for PCITRDY# . When connected to AGP this signal indicates the initiator (AGP compliant master) is ready to provide all write data for the current transaction. Once PCIIRDY# is asserted for a write operation, the master is not allowed to insert wait states. The assertion of PCIIRDY# for reads, indicates that the master is ready to transfer a subsequent block of read data. The master is never allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers.
PCITRDY#	I/O	Target ready. This signal indicates the target's (selected device's) ability to complete the current data phase of the transaction. PCITRDY# is used in conjunction with PCIIRDY# . A data phase is completed on any clock when both PCITRDY# and PCIIRDY# are sampled as being asserted. During a read, PCITRDY# indicates that valid data is present on PCIAD[31:0] . During a write, it indicates the target is prepared to accept data. Wait cycles are inserted until both PCIIRDY# and PCITRDY# are asserted together. When connected to AGP this signal indicates the AGP compliant target is ready to provide read data for the entire transaction (when transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data, when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfers on both read and write transactions.
PCISTOP#	I/O	PCISTOP# indicates that the current target is requesting the master to terminate the current transaction.
PCIIDSEL	I	Initialization device select. This signal is used as a chip select during configuration read and write transactions. For AGP applications note that IDSEL is not a pin on the AGP connector. The RIVA 128 performs the device select decode internally within its host interface. It is not required to connect the AD16 signal to the IDSEL pin as suggested in the AGP specification.
PCIDEVSEL#	I/O	Device select. When acting as an output PCIDEVSEL# indicates that the RIVA 128 has decoded the PCI address and is claiming the current access as the target. As an input PCIDEVSEL# indicates whether any other device on the bus has been selected.
PCIREQ#	O	Request. This signal is asserted by the RIVA 128 to indicate to the arbiter that it desires to become master of the bus.

Signal	I/O	Description
PCIGNT#	I	Grant. This signal indicates to the RIVA 128 that access to the bus has been granted and it can now become bus master. When connected to AGP additional information is provided on AGPST[2:0] indicating that the master is the recipient of previously requested read data (high or low priority), it is to provide write data (high or low priority), for a previously enqueued write command or has been given permission to start a bus transaction (AGP or PCI).
PCIINTA#	O	Interrupt request line. This open drain output is asserted and deasserted asynchronously to PCICLK .

2.3 SGRAM FRAMEBUFFER INTERFACE

Signal	I/O	Description
FBD[127:0]	I/O	The 128-bit SGRAM memory data bus. FBD[31:0] are also used to access up to 64KBytes of 8-bit ROM or Flash ROM, using FBD[15:0] as address ROMA[15:0], FBD[31:24] as ROMD[7:0], FBD[17] as ROMWE# and FBD[16] as ROMOE#.
FBA[10:0]	O	Memory Address bus. Configuration strapping options are also decoded on these signals during PCIRST# as described in Section 10, page 49. [FBA[10] is reserved for future expansion and should be pulled to GND via a 4.7K Ω resistor.
FBRAS#	O	Memory Row Address Strobe for all memory devices.
FBCAS#	O	Memory Column Address Strobe for all memory devices.
FBCS[1:0]#	O	Memory Chip Select strobes for each SGRAM bank.
FBWE#	O	Memory Write Enable strobe for all memory devices.
FBDQM[15:0]	O	Memory Data/Output Enable strobes for each of the 16 bytes.
FBCLK0, FBCLK1, FBCLK2	O	Memory Clock signals. Separate clock signals FBCLK0 and FBCLK1 are provided for each bank of SGRAM for reduced clock skew and loading. FBCLK2 is fed back to FBCLKFB . Details of recommended memory clock layout are given in Section 6.3, page 31.
FBCLKFB	I	Framebuffer clock feedback. FBCLK2 is fed back to FBCLKFB .
FBCKE*	O	This signal is currently a "no-connect" in this revision of the RIVA 128 but may be activated to support the framebuffer memory clock enable for power management in future pin compatible devices. It is recommended that this pin is tied to VDD through a 4.7K Ω pull-up resistor.

2.4 VIDEO PORT

Signal	I/O	Description
MP_AD[7:0]	I/O	Media Port 8-bit multiplexed address and data bus or ITU-R-656 video data bus when in 656 mode.
MPCLK	I	40MHz Media Port system clock or pixel clock when in 656 mode.
MPDTACK#	I	Media Port data transfer acknowledgment signal.
MPFRAME#	O	Initiates Media Port transfers when active, terminates transfers when inactive.
MPSTOP#	I	Media Port control signal used by the slave to terminate transfers.

2.5 DEVICE ENABLE SIGNALS

Signal	I/O	Description
ROMCS#	O	Enables reads from an external 64Kx 8 or 32Kx8 ROM or Flash ROM. This signal is used in conjunction with framebuffer data lines as described above in Section 2.3.

2.6 DISPLAY INTERFACE

Signal	I/O	Description
SDA	I/O	Used for DDC2B+ monitor communication and interface to video decoder devices.
SCL	I/O	Used for DDC2B+ monitor communication and interface to video decoder devices.
VIDVSYNC	O	Vertical sync supplied to the display monitor. No buffering is required. In TV mode this signal supplies composite sync to an external PAL/NTSC encoder.
VIDHSYNC	O	Horizontal sync supplied to the display monitor. No buffering is required.

2.7 VIDEO DAC AND PLL ANALOG SIGNALS

Signal	I/O	Description
RED, GREEN, BLUE	O	RGB display monitor outputs. These are software configurable to drive either a doubly terminated or singly terminated 75Ω load.
COMP	-	External compensation capacitor for the video DACs. This pin should be connected to DACVDD via the compensation capacitor, see Figure 58, page 54.
RSET	-	A precision resistor placed between this pin and GND sets the full-scale video DAC current, see Figure 58, page 54.
VREF	-	A capacitor should be placed between this pin and GND as shown in Figure 58, page 54.
XTALIN	I	A series resonant crystal is connected between these two points to provide the reference clock for the internal MCLK and VCLK clock synthesizers, see Figure 58 and Table 16, page 54. Alternately, an external LVTTTL clock oscillator output may be driven into XTALOUT , connecting XTALIN to GND. For designs supporting TV-out, XTALOUT should be driven by a reference clock as described in Section 11.6, page 55.
XTALOUT	O	

2.8 POWER SUPPLY

Signal	I/O	Description
DACVDD	P	Analog power supply for the video DACs.
PLLVDD	P	Analog power supply for all clock synthesizers.
VDD	P	Digital power supply.
GND	P	Ground.
MPCLAMP	P	MPCLAMP is connected to +5V to protect the 3.3V RIVA 128 from external devices which will potentially drive 5V signal levels onto the Video Port input pins.
HOSTVDD	P	HOSTVDD is connected to the Vddq 3.3 pins on the AGP connector. This is the supply voltage for the I/O buffers and is isolated from the core VDD. On AGP designs these pins are also connected to the HOSTCLAMP pins. On PCI designs they are connected to the 3.3V supply.
HOSTCLAMP	P	HOSTCLAMP is the supply signalling rail protection for the host interface. In AGP designs these signals are connected to Vddq 3.3. For PCI designs they are connected to the I/O power pins ($V_{(I/O)}$).

2.9 TEST

Signal	I/O	Description
TESTMODE	I	For designs which will be tested in-circuit, this pin should be connected to GND through a 10K Ω pull-down resistor, otherwise this pin should be connected directly to GND. When TESTMODE is asserted, MP_AD[3:0] are reassigned as TESTCTL[3:0] respectively. Information on in-circuit test is given in Section 12, page 57.

3 OVERVIEW OF THE RIVA 128

The RIVA 128 is the first 128-bit 3D Multimedia Accelerator to offer unparalleled 2D and 3D performance, meeting all the requirements of the mainstream PC graphics market and Microsoft's PC'97. The RIVA 128 introduces the most advanced Direct3D™ acceleration solution and also delivers leadership VGA, 2D and Video performance, enabling a range of applications from 3D games through to DVD, InterCast™ and video conferencing.

3.1 BALANCED PC SYSTEM

The RIVA 128 is designed to leverage existing PC system resources such as system memory, high bandwidth internal buses and bus master capabilities. The synergy between the RIVA 128 graphics pipeline architecture and that of the current generation PCI and next generation AGP platforms, defines ground breaking performance levels at the cost point currently required for mainstream PC graphics solutions.

Execute versus DMA models

The RIVA 128 is architected to optimize PC system resources in a manner consistent with the **AGP "Execute" model**. In this model texture map data for 3D applications is stored in system memory and individual texels are accessed as needed by the graphics pipeline. This is a significant enhancement over the DMA model where entire texture maps are transferred into off-screen framebuffer memory.

The advantages of the Execute versus the DMA model are:

- Improved system performance since only the required texels and not the entire texture map, cross the bus.
- Substantial cost savings since all the framebuffer is usable for the displayed screen and Z buffer and no part of it is required to be dedicated to texture storage or texture caching.
- There is no software overhead in the Direct3D driver to manage texture caching between application memory and the framebuffer.

To extend the advantages of the Execute model, the RIVA 128's proprietary texture cache and virtual DMA bus master design overcomes the bandwidth limitation of PCI, by sustaining a high texel throughput with minimum bus utilization. The host interface supports burst transactions up to 66MHz and provides over 200MBytes/s on AGP. AGP ac-

cesses offer other performance enhancements since they are from non-cacheable memory (no snoop) and can be low priority to prevent processor stalls, or high priority to prevent graphics engine stalls.

Building a balanced system

RIVA 128 is architected to provide the level of 3D graphics performance and quality available in top arcade platforms. To provide comparable scene complexity in the 1997 time-frame, processors will have to achieve new levels of floating point performance. Profiles have shown that 1997 mainstream CPUs will be able to transform over 1 million lit, meshed triangles/s at 50% utilization using Direct3D. This represents an order of magnitude performance increase over anything attainable in 1996 PC games.

To build a balanced system the graphics pipeline must match the CPU's performance. It must be capable of rendering at least 1 million polygons/s in order to avoid CPU stalls. Factors affecting this system balance include:

- Direct3D compatibility. Minimizing the differences between the hardware interface and the Direct3D data structures.
- Triangle setup. Minimizing the number of format conversions and delta calculations done by the CPU.
- Display-list processing. Avoiding CPU stalls by allowing the graphics pipeline to execute independently of the CPU.
- Vertex caching. Avoids saturating the host interface with repeated vertices, lowering the traffic on the bus and reducing system memory collisions.
- Host interface performance.

3.2 HOST INTERFACE

The host interface boosts communication between the host CPU and the RIVA 128. The optimized interface performs burst DMA bus mastering for efficient and fast data transfer.

- 32-bit PCI version 2.1 or AGP version 1.0
- Burst DMA Master and target
- 33MHz PCI clock rate or 66MHz AGP clock rate
- Supports over 100MBytes/s with 33MHz PCI and over 200MBytes/s on 66MHz AGP
- Implements read buffer posting on AGP
- Fully supports the "Execute" model on both PCI and AGP

3.3 2D ACCELERATION

The RIVA 128's 2D rendering engine delivers industry-leading Windows acceleration performance:

- 100MHz 128-bit graphics engine optimized for single cycle operation into the 128-bit SGRAM interface supporting up to 1.6GBytes/s
- Acceleration functions optimized for minimal software overhead on key GDI calls
- Extensive support for DirectDraw in Windows95 including optimized Direct Framebuffer (DFB) access with Write-combining
- Accelerated primitives including BLT, transparent BLT, stretchBLT, points, lines, lines, polylines, polygons, fills, patterns, arbitrary rectangular clipping and improved text rendering
- Pipeline optimized for multiple color depths including 8, 15, 24, and 30 bits per pixel
- DMA Pusher allows the 2D graphics pipeline to load rendering methods optimizing RIVA 128/host multi-tasking
- Execution of all 256 Raster Operations (as defined by Microsoft Windows) at 8, 15, 24 and 30-bit color depths
- 15-bit hardware color cursor
- Hardware color dithering
- Multi buffering (Double, Triple, Quad buffering) for smooth animation

3.4 3D ENGINE

Triangle setup engine

- Setup hardware optimized for Microsoft's Direct3D API
- 5Gflop floating point geometry processor
- Slope and setup calculations
- Accepts IEEE Single Precision format used in Direct3D
- Efficient vertex caching

Rendering engine

The RIVA 128 Multimedia Accelerator integrates an orthodox 3D rendering pipeline and triangle setup function which not only fully utilizes the capabilities of the Accelerated Graphics Port, but also supports advanced texture mapped 3D over the PCI bus. The RIVA 128 3D pipeline offers to Direct3D or similar APIs advanced triangle rendering capabilities:

- Rendering pipeline optimized for Microsoft's **Direct3D API**
- Perspective correct true-color Gouraud lighting and texture mapping
- Full 32-bit RGBA texture filter and Gouraud lighting pixel data path
- Alpha blending for translucency and transparency
- Sub-pixel accurate texture mapping
- Internal pixel path: up to 24bits, alpha: up to 8 bits
- Texture magnification filtering with high quality bilinear filtering without performance degradation
- Texture minification filtering with MIP mapping without performance degradation
- LOD MIP-mapping: filter shape is dynamically adjusted based on surface orientation
- Texture sizes from 4 to 2048 texels in either U or V
- Textures can be looped and paged in real time for texture animation
- Perspective correct per-pixel fog for atmospheric effects
- Perspective correct specular highlights
- Multi buffering (Double, Triple, Quad buffering) for smooth 3D animation
- Multipass rendering for environmental mapping and advanced texturing

3.5 VIDEO PROCESSOR

The RIVA 128 Palette-DAC pipeline accelerates full-motion video playback, sustaining 30 frames per second while retaining the highest quality color resolution, implementing true bilinear filtering for scaled video, and compensating for filtering losses using edge enhancement algorithms.

- Advanced support for DirectDraw (DirectVideo) in Windows 95
- Back-end hardware video scaling for video conferencing and playback
- Hardware color space conversion (YUV 4:2:2 and 4:2:0)
- Multi-tap X and Y filtering for superior image quality
- Optional edge enhancement to retain video sharpness
- Support for scaled field interframing for reduced motion artifacts and reduced storage

- Per-pixel color keying
- Multiple video windows with hardware color space conversion and filtering
- Planar YUV12 (4:2:0) to/from packed (4:2:2) conversion for software MPEG acceleration and H.261 video conferencing applications
- Accelerated playback of industry standard codecs including MPEG-1/2, Indeo, Cinepak

3.6 VIDEO PORT

The RIVA 128 Multimedia Accelerator provides connectivity for video input devices such as Philips SAA7111A, ITT 3225 and Samsung KS0127 through an ITU-R-656 video input bus to DVD and MPEG2 decoders through bidirectional media port functionality.

- Supported through VPE extensions to DirectDraw
- Supports filtered down-scaling and decimation
- Supports real time video capture via Bus Mastering DMA
- Serial interface for decoder control

3.9 RESOLUTIONS SUPPORTED

Resolution	BPP	2MByte	4MByte (128-bit)
640x480	4	120Hz	120Hz
	8	120Hz	120Hz
	16	120Hz	120Hz
	32	120Hz	120Hz
800x600	4	120Hz	120Hz
	8	120Hz	120Hz
	16	120Hz	120Hz
	32	120Hz	120Hz
1024x768	4	120Hz	120Hz
	8	120Hz	120Hz
	16	120Hz	120Hz
	32	-	120Hz
1152x864	4	120Hz	120Hz
	8	120Hz	120Hz
	16	120Hz	120Hz
	32	-	100Hz
1280x1024	4	100Hz	100Hz
	8	100Hz	100Hz
	16	-	100Hz
	32	-	-
1600x1200	4	75Hz	75Hz
	8	75Hz	75Hz
	16	-	75Hz
	32	-	-

3.7 DIRECT RGB OUTPUT TO LOW COST PAL/NTSC ENCODER

The RIVA 128 has also been designed to interface to a standard PAL or NTSC television via a low cost TV encoder chip. In PAL or NTSC display modes the interlaced output is internally flicker-filtered and CCIR/EIA compliant timing reference signals are generated.

3.8 SUPPORT FOR STANDARDS

- Multimedia support for MS-DOS, Windows 3.11, Windows 95, and Windows NT
- Acceleration for Windows 95 Direct APIs including Direct3D, DirectDraw and DirectVideo
- VGA and SVGA: The RIVA 128 has an industry standard 32-bit VGA core and BIOS support. In PCI configuration space the VGA can be enabled and disabled independently of the GUI.
- Glue-less Accelerated Graphics Port (AGP 1.0) or PCI 2.1 bus interface
- ITU/CCIR-656 compatible video port
- VESA DDC2B+, DPMS, VBE 2.0 supported

3.10 CUSTOMER EVALUATION KIT

A Customer Evaluation Kit (CEK) is available for evaluating the RIVA 128. The CEK includes a PCI or AGP adapter card designed to support the RIVA 128 feature set, an evaluation CD-ROM containing a fast-installation application, extensive device drivers and programs demonstrating the RIVA 128 features and performance.

This CEK includes:

- RIVA 128 evaluation board and CD-ROM
- QuickStart install/user guide
- OS drivers and files
 - Windows 3.11
 - Windows 95 Direct X/3D
 - Windows NT 3.5
 - Windows NT 4.0
- Demonstration files and Game demos
- Benchmark programs and files

3.11 TURNKEY MANUFACTURING PACKAGE

A Turnkey Manufacturing Package (TMP) is available to support OEM designs and development through to production. It delivers a complete manufacturable hardware and software solution that

allows an OEM to rapidly design and bring to volume an RIVA 128-based product.


This TMP includes:

- CD-ROM
 - RIVA 128 Datasheet and Application Notes
 - OrCAD™ schematic capture and PADS™ layout design information
 - Quick Start install/user guide/release notes
 - BIOS Modification program, BIOS binaries and utilities
 - Bring-up and OEM Production Diagnostics
 - Software and Utilities
- OS drivers and files
 - Windows 3.11
 - Windows 95 Direct X/3D
 - Windows NT 3.5
 - Windows NT 4.0
- FCC/CE Certification Package
- Content developer and WWW information
- Partner solutions
- Access to our password-protected web site for upgrade files and release notes.

4 ACCELERATED GRAPHICS PORT (AGP) INTERFACE

The Accelerated Graphics Port (AGP) is a high performance, component level interconnect targeted at 3D graphical display applications and based on performance enhancements to the PCI local bus.

Figure 1. System block diagram showing relationship between AGP and PCI buses



Background to AGP

Although 3D graphics acceleration is becoming a standard feature of multimedia PC platforms, 3D rendering generally has a voracious appetite for memory bandwidth. Consequently there is upward pressure on the PC's memory requirement leading to higher bill of material costs. These trends will increase, requiring high speed access to larger amounts of memory. The primary motivation for AGP therefore was to contain these costs whilst enabling performance improvements.

By providing significant bandwidth improvement between the graphics accelerator and system memory, some of the 3D rendering data structures can be shifted into main memory, thus relieving the pressure to increase the cost of the local graphics memory.

Texture data are the first structures targeted for shifting to system memory for four reasons:

- 1 Textures are generally read only, and therefore do not have special access ordering or coherency problems.
- 2 Shifting textures balances the bandwidth load between system memory and local graphics memory, since a well cached host processor has much lower memory bandwidth requirements than a 3D rendering engine. Texture access comprises perhaps the largest single component of rendering memory bandwidth (compared with rendering, display and Z buffers), so avoiding loading or caching textures in graphics

local memory saves not only this component of local memory bandwidth, but also the bandwidth necessary to load the texture store in the first place. Furthermore, this data must pass through main memory anyway as it is loaded from a mass store device.

- 3 Texture size is dependent upon application quality rather than on display resolution, and therefore subject to the greatest pressure for growth.
- 4 Texture data is not persistent; it resides in memory only for the duration of the application, so any system memory spent on texture storage can be returned to the free memory heap when the application finishes (unlike display buffers which remain in use).

Other data structures can be moved to main memory but the biggest gain results from moving texture data.

Relationship of AGP to PCI

AGP is a superset of the 66MHz PCI Specification (Revision 2.1) with performance enhancements optimized for high performance 3D graphics applications.

The PCI Specification is unmodified by AGP and 'reserved' PCI fields, encodings and pins, etc. are not used.

AGP does not replace the need for the PCI bus in the system and the two are physically, logically, and electrically independent. As shown in Figure 1

the AGP bridge chip and RIVA 128 are the only devices on the AGP bus - all other I/O devices remain on the PCI bus.

The add-in slot defined for AGP uses a new connector body (for electrical signaling reasons) which is not compatible with the PCI connector; PCI and AGP boards are not mechanically interchangeable.

AGP accesses differ from PCI in that they are pipelined. This compares with serialized PCI


transactions, where the address, wait and data phases need to complete before the next transaction starts. AGP transactions can only access system memory - not other PCI devices or CPU. Bus mastering accesses can be either PCI or AGP-style.

Full details of AGP are given in the *Accelerated Graphics Port Interface Specification* [3] published by Intel Corporation.

4.1 RIVA 128 AGP INTERFACE

The RIVA 128 glueless interface to AGP 1.0 is shown in Figure 2.

Figure 2. AGP interface pin connections



4.2 AGP BUS TRANSACTIONS

AGP bus commands supported


The following AGP bus commands are supported by the RIVA 128:

- Read
- Read (hi-priority)

PCI transactions on the AGP bus

PCI transactions can be interleaved with AGP transactions including between pipelined AGP data transfers. A basic PCI transaction on the AGP interface is shown in Figure 3. If the PCI target is a non AGP compliant master, it will not see **AGPST[2:0]** and the transaction appears to be on a PCI bus. For AGP aware bus masters, **AGPST[2:0]** indicate that permission to use the interface has been granted to initiate a request and not to move AGP data.

Figure 3. Basic PCI transaction on AGP



An example of a PCI transaction occurring between an AGP command cycle and return of data is shown in Figure 4. This shows the smallest number of cycles during which an AGP request can be enqueued, a PCI transaction performed and AGP read data returned.

Figure 4. PCI transaction occurring between AGP request and data





Figure 5. Basic AGP pipeline concept



Pipeline operation

Memory access pipelining provides the main performance enhancement of AGP over PCI. AGP pipelined bus transactions share most of the PCI signal set, and are interleaved with PCI transactions on the bus.

The RIVA 128 supports AGP pipelined reads with a 4-deep queue of outstanding read requests. Pipelined reads are primarily used by the RIVA 128 for cache filling, the cache size being optimized for AGP bursts. Depending on the AGP bridge, a bandwidth of up to 248MByte/s is achievable for 128-byte pipelined reads. This compares with around 100MByte/s for 128-byte 33MHz PCI reads. Another feature of AGP is that for smaller sized reads the bandwidth is not significantly reduced. Whereas 16-byte reads on PCI transfer at around 33MByte/s, on AGP around 175MByte/s is achievable. The RIVA 128 actually requests reads greater than 64 bytes in multiples of 32-byte transactions.

The pipe depth can be maintained by the AGP bus master (RIVA 128) intervening in a pipelined transfer to insert new requests between data replies. This bus sequencing is illustrated in Figure 5.

When the bus is in an idle condition, the pipe can be started by inserting one or more AGP access requests consecutively. Once the data reply to those accesses starts, that stream can be broken (or intervened) by the bus master (RIVA 128) inserting one or more additional AGP access requests or inserting a PCI transaction. This intervention is accomplished with the bus ownership signals, **PCIREQ#** and **PCIGNT#**.

The RIVA 128 implements both high and low priority reads depending on the status of the rendering engine. If the pipeline is likely to stall due to system memory read latency, a high priority read request is posted.

Address Transactions

The RIVA 128 requests permission from the bridge to use **PCIAD[31:0]** to initiate either an AGP request or a PCI transaction by asserting **PCIREQ#**. The arbiter grants permission by asserting **PCIGNT#** with **AGPST[2:0]** equal to '111' (referred to as START). When the RIVA 128 receives START it must start the bus operation within two clocks of the bus becoming available. For example, when the bus is in an idle condition when START is received, the RIVA 128 must initiate the bus transaction on the next clock and the one following.

Figure 6 shows a single address being enqueued by the RIVA 128. Sometime before clock 1, the RIVA 128 asserts **PCIREQ#** to gain permission to use **PCIAD[31:0]**. The arbiter grants permission by indicating START on clock 2. A new request (address, command and length) are enqueued on each clock in which **AGPIPE#** is asserted. The address of the request to be enqueued is presented on **PCIAD[31:3]**, the length on **PCIAD[2:0]** and the command on **PCICBE[3:0]#**. In Figure 6 only a single address is enqueued since **AGPIPE#** is just asserted for a single clock. The RIVA 128 indicates that the current address is the last it intends to enqueue when **AGPIPE#** is asserted and **PCIREQ#** is deasserted (occurring on clock 3). Once the arbiter detects the assertion of **AGPIPE#** or **PCIFRAME#** it deasserts **PCIGNT#** on clock 4.

Figure 6. Single address - no delay by master





Figure 7 shows the RIVA 128 enqueueing 4 requests, where the first request is delayed by the maximum 2 cycles allowed. START is indicated on clock 2, but the RIVA 128 does not assert **AGPIPE#** until clock 4. Note that **PCIREQ#** remains asserted on clock 6 to indicate that the current request is not the last one. When **PCIREQ#** is deasserted on clock 7 with **AGPIPE#** still asserted this indicates that the current address is the last one to be enqueue during this transaction. **AGPIPE#** must be deasserted on the next clock when **PCIREQ#** is sampled as deasserted. If the RIVA 128 wants to enqueue more requests during this bus operation, it continues asserting **AGPIPE#** until all of its requests are enqueue or until it has filled all the available request slots provided by the target.

Figure 7. Multiple addresses enqueue, maximum delay by RIVA 128



AGP timing specification

Figure 8. AGP clock specification




Table 1. AGP clock timing parameters

Symbol	Parameter	Min.	Max.	Unit	Notes
tCYC	PCICLK period	15	30	ns	
tHIGH	PCICLK high time	6		ns	
tLOW	PCICLK low time	6		ns	
	PCICLK slew rate	1.5	4	V/ns	1

NOTES

- 1 This rise and fall time is measured across the minimum peak-to-peak range as shown in Figure 8.

Figure 9. AGP timing diagram




Table 2. AGP timing parameters

Symbol	Parameter	Min.	Max.	Unit	Notes
tVAL	AGPCLK to signal valid delay (data and control signals)	2	11	ns	
tON	Float to active delay	2		ns	
tOFF	Active to float delay		28	ns	
tSU	Input set up time to AGPCLK (data and control signals)	7		ns	
tH	Input hold time from AGPCLK	0		ns	

5 PCI 2.1 LOCAL BUS INTERFACE

5.1 RIVA 128 PCI INTERFACE

The RIVA 128 supports a glueless interface to PCI 2.1 with both master and slave capabilities. The host interface is fully compliant with the 32-bit PCI 2.1 specification.

The Multimedia Accelerator supports PCI bus operation up to 33MHz with zero-wait state capability and full bus mastering capability handling burst reads and burst writes.

Figure 10. PCI interface pin connections




Table 3. PCI bus commands supported by the RIVA 128

Bus master	Bus slave
Memory read and write	Memory read and write
Memory read line	I/O read and write
Memory read multiple	Configuration read and write
	Memory read line
	Memory read multiple
	Memory write invalidate

5.2 PCI TIMING SPECIFICATION

The timing specification of the PCI interface takes the form of generic setup, hold and delay times of transitions to and from the rising edge of **PCICLK** as shown in Figure 11.

Figure 11. PCI timing parameters




Table 4. PCI timing parameters

Symbol	Parameter	Min.	Max.	Unit	Notes
t_{VAL}	PCICLK to signal valid delay (bussed signals)	2	11	ns	1
$t_{VAL}^{(PTP)}$	PCICLK to signal valid delay (point to point)	2	12	ns	1
t_{ON}	Float to active delay	2		ns	
t_{OFF}	Active to float delay		28	ns	
t_{SU}	Input set up time to PCICLK (bussed signals)	7		ns	1
$t_{SU}^{(PTP)}$	Input set up time to PCICLK (PCIGNT#)	10		ns	1
$t_{SU}^{(PTP)}$	Input set up time to PCICLK (PCIREQ#)	12		ns	
t_{H}	Input hold time from PCICLK	0		ns	

NOTE

- PCIREQ#** and **PCIGNT#** are point to point signals and have different valid delay and input setup times than bussed signals. All other signals are bussed.

Figure 12. PCI Target write - Slave Write (single 32-bit with 1-cycle **DEVSEL#** response)




Figure 13. PCI Target write - Slave Write (multiple 32-bit with zero wait state **DEVSEL#** response)




Figure 14. PCI Target read - Slave Read (1-cycle single word read)




Figure 15. PCI Target read - Slave Read (slow single word read)




Figure 16. PCI Master write - multiple word





Figure 17. PCI Master read - multiple word



Note: The RIVA 128 does not generate fast back to back cycles as a bus master

Figure 18. PCI Target configuration cycle - Slave Configuration Write




Figure 19. PCI Target configuration cycle - Slave Configuration Read




Figure 20. PCI basic arbitration cycle






Figure 21. Target initiated termination



6 SGRAM FRAMEBUFFER INTERFACE

The RIVA 128 SGRAM interface can be configured with a 2MByte 64-bit or 4MByte 128-bit data bus. With a 128-bit bus, 4MBytes of SGRAM is supported as shown in Figure 22. All of the SGRAM signalling environment is 3.3V.


Figure 22. 64-bit 2MByte and 128-bit 4MByte SGRAM configurations



Read and write accesses to SGRAM are burst oriented. SGRAM commands supported by the RIVA 128 are shown in Table 5. Initialization of the memory devices is performed in the standard SGRAM manner as described in Section 6.1. Access sequences begin with an Active command followed by a Read or Write command. The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access. The RIVA 128 always uses a burst length of one and can launch a new read or write on every cycle.

SGRAM has a fully synchronous interface with all signals registered on the positive edge of **FBCLKx**. Multiple clock outputs allow reductions in signal loading and more accuracy in data sampling at high frequency. The clock signals can be interspersed as shown in Figure 23, page 29 for optimal loading with either 2 or 4MBytes. The I/O timings relative to **FBCLKx** are shown in Figure 25, page 31.

Figure 23. 2 and 4MByte SGRAM configurations



NOTE

- 1 RIVA 128 has a pin reserved for an eleventh address signal, **FBA[10]**, which may be used in the future with pin compatible 16MBit 256K x 2 x 32 SDRAMs. This signal is a “no-connect” in the initial RIVA 128 but may be activated in a future pin-compatible upgrade. If there is sufficient routing space it may be prudent to route this signal to pin 30 of the 100 pin PQFP SGRAM. **[FBA10]** should be pulled to **GND** with a 47KΩ resistor.

Table 5. Truth table of supported SGRAM commands

Command ¹	FBCSx	FBRAS#	FBCAS#	FBWE#	FBDQM	FBA[9:0]	FBD[63:0]	Notes
Command inhibit (NOP)	H	x	x	x	x	x	x	
No operation (NOP)	L	H	H	H	x	x	x	
Active (select bank and activate row)	L	L	H	H	x	FBA[9]=bank FBA[8:0]=row	x	
Read (select bank and column and start read burst)	L	H	L	H	x	FBA[9]=bank FBA[8]=0 FBA[7:0]=row	x	
Write (select bank and column and start write burst)	L	H	L	L	x	FBA[9]=bank FBA[8]=0 FBA[7:0]=row	valid data	
Precharge (deactivate row in both banks)	L	L	H	L	x	FBA[8]=1	x	
Load mode register	L	L	L	L	x	FBA[8:0] = opcode		
Write enable/output enable	-	-	-	-	L	-	active	2
Write inhibit/output High-Z	-	-	-	-	H	-	high-Z	2

NOTES

- 1 **FBCKE** is high and **DSF** is low for all supported commands.
- 2 Activates or deactivates **FBD[127:0]** during writes (zero clock delay) and reads (two-clock delay).

6.1 SGRAM INITIALIZATION

SGRAMs must be powered-up and initialized in a predefined manner. The first SGRAM command is registered on the first clock edge following **PCIRST#** inactive.

All internal SGRAM banks are precharged to bring the device(s) into the “all bank idle” state. The SGRAM mode registers are then programmed and loaded to bring them into a defined state before performing any operational command.

6.2 SGRAM MODE REGISTER

The Mode register defines the mode of operation of the SGRAM. This includes burst length, burst type, read latency and SGRAM operating mode. The Mode register is programmed via the Load Mode register and retains its state until reprogrammed or power-down.


Mode register bits M[2:0] specify the burst length; for the RIVA 128 SGRAM interface these bits are set to zero, selecting a burst length of one. In this case **FBA[7:0]** select the unique column to be accessed and Mode register bit M[3] is ignored. Mode register bits M[6:4] specify the read latency; for the RIVA 128 SGRAM interface these bits are set to either 2 or 3, selecting a burst length of 2 or 3 respectively.

6.3 LAYOUT OF FRAMEBUFFER CLOCK SIGNALS

Separate clock signals **FBCLK0** and **FBCLK1** are provided for each bank of SGRAM to give reduced clock skew and loading. Additionally there is a clock feedback loop between **FBCLK2** and **FBCLKFB**.

It is recommended that long traces are used without tunable components. If the layout includes provision for expansion to 4MBytes, the clock path to the 2MByte parts should be at the end of the trace, and the clock path to the 4MByte expansion located between the RIVA 128 and the 2MByte parts as shown in Figure 24. **FBCLK2** and **FBCLKFB** should be shorted together as close to the package as possible and connected via a 150Ω resistor to VCC (3.3V), again as close to the package as possible.

Figure 24. Recommended memory clock layout



6.4 SGRAM INTERFACE TIMING SPECIFICATION

Figure 25. SGRAM I/O timing diagram





Table 6. SGRAM I/O timing parameters

Symbol	Parameter	Min.		Max.		Unit	Notes
		-10	-12	-10	-12		
tck	CLK period	10	12	-	-	ns	
tch	CLK high time	3.5	4.5	-	-	ns	

Symbol	Parameter	Min.		Max.		Unit	Notes
		-10	-12	-10	-12		
t _{CL}	CLK low time	3.5	4.5	-	-	ns	
t _{AS}	Address setup time	3	4	-		ns	
t _{AH}	Address hold time	1	1	-		ns	
t _{DS}	Write data setup time	3	4	-		ns	
t _{DH}	Write data hold time	1	1	-		ns	
t _{OH}	Read data hold time	3	3	-		ns	
t _{AC}	Read data access time	9	9	-		ns	
t _{LZ}	Data out low impedance time	0	0	-		ns	


Figure 26. SGRAM random read accesses within a page, read latency of two¹



NOTE

- 1 Covers either successive reads to the active row in a given bank, or to the active rows in different banks. DQMs are all active (LOW).

Figure 27. SGRAM random read accesses within a page, read latency of three¹



NOTE

- 1 Covers either successive reads to the active row in a given bank, or to the active rows in different banks. **FBDQM** is all active (LOW).

Figure 28. SGRAM read to write, read latency of three





Table 7. SGRAM I/O timing parameters

Symbol	Parameter	Min.	Max.	Unit	Notes
tHZ	Data out high impedance time	4	10	ns	
tDS	Write data setup time	4		ns	


Figure 29. SGRAM random write cycles within a page



NOTE

- 1 Covers either successive writes to the active row in a given bank or to the active rows in different banks. **FBDQM** is active (low).


Figure 30. SGRAM write to read cycle



NOTE

- 1 A read latency of 2 is shown for illustration


Figure 31. SGRAM read to precharge, read latency of two



NOTE

- 1 FBDQM is active (low)

Figure 32. SGRAM read to precharge, read latency of three



NOTE

- 1 FBDQM is active (low)

Figure 33. SGRAM Write to Precharge




Figure 34. SGRAM Active to Read or Write




Table 8. SGRAM timing parameters


Symbol	Parameter	Min.	Max.	Unit	Notes
tCS	FBCSx, FBRAS#, FBCAS#, FBWE#, FBDQM setup time	3		ns	
tCH	FBCSx, FBRAS#, FBCAS#, FBWE#, FBDQM hold time	1		ns	
tMTC	Load Mode register command to command	2		tCK	
tRAS	Active to Precharge command period	7		tCK	
tRC	Active to Active command period	10		tCK	
tRCD	Active to Read or Write delay	3		tCK	
tREF	Refresh period (1024 cycles)		16	ms	
tRP	Precharge command period	4		tCK	
tRRD	Active bank A to Active bank B command period	3		tCK	
tT	Transition time		1	ns	
tWR	Write recovery time	2		tCK	

7 VIDEO PLAYBACK ARCHITECTURE

The RIVA 128 video playback architecture is designed to allow playback of CCIR PAL or NTSC video formats with the highest quality while requiring the smallest video surface. The implementation is optimized around the Windows 95 Direct Video and ActiveX APIs, and supports the following features:

- Accepts interlaced video fields:
 - This allows the off-screen video surface to consume less memory since only one field (half of each frame) is stored. Double buffering between fields is done in hardware with
- ‘temporal averaging’ being applied based on intraframing.
- Linstore:
 - To support high quality video playback the RIVA 128 memory controller and video overlay engine supports horizontal and vertical interpolation using a 3x2 multitap interpolating filter with image sharpening.
- YUV to RGB conversion:
 - YUV 4:2:2 format to 24-bit RGB true-color
 - Chrominance optimization/user control
- Color key video composition

Figure 35. Video scaler pipeline



7.1 VIDEO SCALER PIPELINE

The RIVA 128 video scaler pipeline performs stretching of video images in any arbitrary factor in both horizontal and vertical directions. The video scaler pipeline consists of the following stages:

- 1 Vertical stretching
- 2 Filtering
- 3 Color space conversion
- 4 Horizontal stretching

Vertical stretching

Vertical stretching is performed on pixels prior to color conversion. The video scaler linearly interpolates the pixels in the vertical direction using an internal buffer which stores the previous line of pixel information.

Filtering

After vertical interpolation, the pixels are horizontally filtered using an edge-enhancement or a smoothing filter. The edge-enhancement filter enhances picture transition information to prevent loss of image clarity following the smoothing filtering stage. The smoothing filter is a low-pass filter that reduces the noise in the source image.

Color space conversion

The video overlay pipeline logic converts images from YUV 4:2:2 format to 24-bit RGB true-color. The default color conversion coefficients convert from YCrCb to gamma corrected RGB.

Saturation controls make sure that the conversion does not exceed the output range. Four control flags in the color converter provides 16 sets of color conversion coefficients to allow adjustment of the hue and saturation. The brightness of each R G B component can also be individually adjusted, similar to the brightness controls of the monitor.

Horizontal stretching

Horizontal stretching is done in 24-bit RGB space after color conversion. Each component is linearly interpolated using a triangle 2-tap filter.

Windowing and panning

Video images are clipped to a rectangular window by a pair of registers specifying the position and width.

By programming the video start address and the video pitch, the video overlay logic also supports a panning window that can zoom into a portion of the source image.

Video composition


With the color keying feature enabled, a programmable key in the graphics pixel stream allows selection of either the video or the graphics output on a pixel by pixel basis. Color keying allows any arbitrary portions of the video to overlay the graphics.

With color keying disabled and video overlay turned on, the video output overlays the graphics in the video window.

Interlaced video

The video overlay can display both non-interlaced and interlaced video.

Traditional video overlay hardware typically drops every other field of an interlaced video stream, resulting in a low frame rate. Some solutions have attempted to overcome this problem by deinterlacing the fields into a single frame. This however introduces motion artifacts. Fast moving objects appearing in different positions in different fields, when deinterlaced, introduces visible artifacts which look like hair-like lines projecting out of the object.

Figure 36. Displaying 2 fields with 1:1 ratio

The RIVA 128 video overlay handles interlaced video by displaying every field, at the original frame rate of the video (50Hz for PAL and 60Hz for NTSC). The video scaling logic upscales, in the vertical direction, the luma components in each field and linearly interpolates successive lines to produce the missing lines of each field. This interpolated scale is applied such that the full frame size of each field is stretched to the desired height.

The video scaler offsets the bottom field image by half a source image line to ensure that both frames when played back align vertically.

The vertical filtering results in a smooth high quality video playback. Also by displaying both fields one after another, any motion artifacts often found in deinterlaced video output are removed, because the pixels in each field are displayed in the order in which the original source was captured.


8 VIDEO PORT

The RIVA 128 Multimedia Accelerator introduces a multi-function Video Port that has been designed to exploit the bus mastering functionality of the RIVA 128. The Video Port is compliant with a simplified ITU-R-656 video format with control of attached video devices performed through the RIVA 128 serial interface. Video Port support includes:

- Windows 95 DirectMPEG API acceleration by providing:
 - Bus mastered compressed data transfer to attached DVD and MPEG-2 decoders

- Local interrupt and pixel stream handling
- Hardware buffer management of compressed data, decompressed video pixel data and decompressed audio streams
- Supports popular video decoders including the Philips SAA7111A, SAA7112, ITT 3225, and Samsung KS0127. The Video Port initiates transfers of video packets over the internal NV bus to either on or off screen surfaces as defined in the DirectDraw and DirectVideo APIs.
- Supports filtered down-scaling or decimation
- Allows additional devices to be added

Figure 37. Connections to multiple video modules



8.1 VIDEO INTERFACE PORT FEATURES

- Single 8-bit bus multiplexing among four transfer types: video, VBI, host and compressed data
- Synchronous 40MHz address/data multiplexed bus
- Hardware-based round-robin scheduler with predictable performance for all transfer types

- Supports multiple video modules and one ribbon cable board on the same bus
- ITU-R-656 Master Mode
- Video Port
 - Simplified ITU-R-656 Video Format -- supports HSYNC, VSYNC, ODD FIELD and EVEN FIELD
 - VBI data output from video decoder is captured as raw or sliced data

8.2 BI-DIRECTIONAL MEDIA PORT POLLING COMMANDS USING MPC

The Media Port transfers data using a Polling Protocol. The Media Port is enabled on the RIVA 128 by the host system software. The first cycle after being enabled is a Poll Cycle. The MPC ASIC must respond to every poll cycle with valid data during DTACK active. If no transactions are needed, it responds with 00h. The Media Port will continue to Poll until a transaction is requested, or until there is a Host CPU access to an external register.

Polling Cycle

Media Port initiates a Polling Cycle whenever there is no pending transaction. This gives the MPC ASIC a mechanism to initiate a transaction. The valid Polling commands are listed in the Polling Command table. The priority for the polling requests should be to give the Display Data FIFO highest priority.

CPU Register Write

Initiated by the Host system software.

CPU Register Read Issue

Initiated by the Host system software. The read differs from the write in the fact that it must be done in two separate transfers. The Read Issue is just

the initiation of the read cycle. The Media Port transfers the address of the register to be read during this cycle. After completion of the Read Issue cycle the media port goes back to polling for the next transaction. When it receives a Read Data ready command, it will start the next cycle in the read.

CPU Register Read Receive

Initiated by the MPC ASIC when it has read data ready to be transferred to the media port. The MPC ASIC waits for the next polling cycle and returns a Read Data Ready status. The media port will transfer the read data on the next Read Receive Cycle. The PCI bus will be held off and retry until the register read is complete.

Video Compressed Data DMA Write

Initiated by the MPC ASIC with the appropriate Polling Command. The media port manages the Video Compressed data buffer in system memory. Each request for data will return 32 bytes in a single burst.

Display Data DMA Read

Initiated by the MPC ASIC with the polling command. The MPC ASIC initiates this transfer when it wishes to transfer video data in ITU-R-656 format.

Table 9. Media Port Transactions

A0 Cycle	Transaction	Description
11xx0000	Poll_Cycle	Polling Cycle
00xx----	CPUWrite	CPU Register Write
01xx1111	CPURead_Issue	CPU Register Read Issue
11xx1111	CPURead_Receive	CPU Register Read Receive
01xx0001	VCD_DMA_Write	Video Compressed Data DMA Write
11xx1000	Display_Data_Read	Display Data DMA Read

Table 10. Polling Cycle Commands

BIT	Data		Description
0	000xxxx1	NV_PME_VMI_POLL_UNCD	Request DMA Read of Display Data
1	000xxx1x	NV_PME_VMI_POLL_VIDCD	Request DMA Write of Video Compressed Data
3	000x1xxx	NV_PME_VMI_POLL_INT	Request for Interrupt
4	0001xxxx	NV_PME_VMI_POLL_CPURDREC	Respond to Read Issue - Read Data Ready
	00000000	NULL	No Transactions requested

8.3 TIMING DIAGRAMS

Figure 38. Poll cycle




Figure 39. Poll cycle throttled by slave




Figure 40. CPU write cycle




Figure 41. CPU write cycle throttled by slave




Figure 42. CPU read issue cycle - cannot be throttled by slave




Figure 43. CPU read_receive cycle




Figure 44. CPU read_receive cycle - throttled by slave




Figure 45. CD write cycle - terminated by master




Figure 46. CD write cycle - terminated by slave in middle of transfer




Figure 47. CD write cycle - terminated by slave on byte 31




Figure 48. CD write cycle - terminated by slave on byte 32, no effect




Figure 49. UCD read cycle, terminated by master, throttled by slave




Figure 50. UCD read cycle, terminated by slave, throttled by slave




Figure 51. UCD read cycle, slave termination after MPFRAME# deasserted, data taken




Figure 52. UCD read cycle, slave termination after MPFRAME# deasserted, data not taken





Figure 53. UCD read cycle, slave termination after MPFRAME# deasserted, data taken



8.4 656 MASTER MODE

Table 11 shows the Video Port pin definition when the RIVA 128 is configured in ITU-R-656 Master Mode. Before entering this mode, RIVA 128 disables all Video Port devices so that the bus is tri-stated. The RIVA 128 will then enable the video 656 master device through the serial bus. In this mode, the video device outputs the video data continuously at the PIXCLK rate.

Table 11. 656 master mode pin definition

Normal Mode	656 Master Mode
MPCLK	PIXCLK
MPAD[7:0]	VID[7:0]
MPFRAME#	Not used
MPDTACK#	Not used
MPSTOP#	Not used

The 656 Master Mode assumes that **VID[7:0]** and **PIXCLK** can be tri-stated when the slave is inactive. If a slave cannot tri-state all its signals, an external tri-state buffer is needed.

Video data capture

Video Port pixel data is clocked into the port by the external pixel clock and then passed to the RIVA 128's video capture FIFO.

Pixel data capture is controlled by the ITU-R-656 codes embedded in the data stream; each active line beginning with SAV (start active video) and ending with EAV (end active video).

In normal operation, when SAV = x00, capture of video data begins, and when EAV = xx1, capture of video data ends for that line. When VBI (Vertical Blanking Interval) capture is active, these rules are modified.

656 master mode timing specification

Figure 54. 656 Master Mode timing diagram




Table 12. ITU-R-656 Master Mode timing parameters

Symbol	Parameter	Min.	Max.	Unit	Notes
t ₃	VID[7:0] hold from PIXCLK high	0		ns	
t ₄	VID[7:0] setup to PIXCLK high	5		ns	
t ₅	PIXCLK cycle time	35		ns	

NOTE

- 1 **VACTIVE** indicates that valid pixel data is being transmitted across the video port.

Table 13. YUV (YCbCr) byte ordering

1st byte	2nd byte	3rd byte	4th byte	5th (next dword)	6th byte	7th byte
U[7:0]	Y0[7:0]	V[7:0]	Y1[7:0]	U[7:0]	Y0[7:0]	V[7:0]
Cb[7:0]	Y0[7:0]	Cr[7:0]	Y1[7:0]	Cb[7:0]	Y0[7:0]	Cr[7:0]

8.5 VBI HANDLING IN THE VIDEO PORT

RIVA 128 supports two basic modes for VBI data capture. VBI mode 1 is for use with the Philips SAA7111A digitizer, VBI mode 2 is for use with the Samsung KS0127 digitizer.

In VBI mode 1, the region to be captured as VBI data is set up in the SAA7111A via the serial interface, and in the RIVA 128 under software control. The SAA7111A responds by suppressing generation of SAV and EAV codes for the lines selected, and sending raw sample data to the port. The RIVA 128 Video Port capture engine starts capturing VBI data at an EAV code in the line last active and continues to capture data without a break until it detects the next SAV code. VBI capture is then complete for that field.

In VBI mode 2, the region to be captured as VBI data is set up in a similar manner. The KS0127 responds by enabling VBI data collection only during

the lines specified and framed by normal ITU-R-656 SAV/EAV codes. The RIVA 128 Video Port capture engine starts capturing data at an SAV code controlled by the device driver, and continues capturing data under control of SAV/EAV codes until a specific EAV code identified by the device driver is sampled. VBI capture is then complete for that field. The number of bytes collected will vary depending on the setup of the KS0127.


8.6 SCALING IN THE VIDEO PORT

The RIVA 128 Video Port allows any arbitrary scale factor between 1 and 31. For best results the scale factors of 1, 2, 3, 4, 6, 8, 12, 16, and 24 are selected to avoid filtering losses. The Video Port decimates in the y-direction, dropping lines every few lines depending on the vertical scaling factor. The intention is to support filtered downscaling in the attached video decoder.

9 BOOT ROM INTERFACE

BIOS and initialization code for the RIVA 128 is accessed from a 32KByte ROM. The RIVA 128 memory bus interface signals **FBD[15:0]** and **FBD[31:24]** are used to address and access one of 64KBytes of data respectively. The unique decode to the ROM device is provided by the **ROMCS#** chip select signal.

Figure 55. ROM interface



ROM interface timing specification

Figure 56. ROM interface timing diagram




Table 14. ROM interface timing parameters

Symbol	Parameter	Min.	Max.	Unit	Notes
tBRCS	ROMCS# active pulse width	20TMCLK-5		ns	
tBRCA	ROMCS# precharge time	TMCLK-5		ns	
tBRV	Read valid to ROMCS# active	TMCLK-5		ns	
tBRH	Read hold from ROMCS# inactive	TMCLK-5		ns	
tBAS	Address setup to ROMCS# active	TMCLK-5		ns	
tBAH	Address hold from ROMCS# inactive	TMCLK-5		ns	
tBOS	OE# low from ROMCS# active			ns	2
tBOH	OE# low to ROMCS# inactive			ns	3
tBWS	WE# low from ROMCS# active			ns	2
tBWL	WE# low time			ns	3
tBDBZ	Data bus high-z to ROMCS# active	TMCLK-5		ns	
tBDS	Data setup to ROMCS# inactive	10		ns	
tBDH	Data hold from ROMCS# inactive	0		ns	
tBDZ	Data high-z from ROMCS# inactive		TMCLK-5	ns	
tBWDH	Write data hold from ROMCS# inactive	0.5TMCLK-5		ns	
tBWDS	ROM write data setup to ROMCS# active	TMCLK-5		ns	

NOTE

- 1 TMCLK is the period of the internal memory clock.
- 2 This parameter is programmable in the range 0 - 3 MCLK cycles
- 3 This parameter is programmable in the range 0 - 15 MCLK cycles

10 POWER-ON RESET CONFIGURATION

The RIVA 128 latches its configuration on the trailing edge of **RST#** and holds its system bus interface in a high impedance state until this time. To accomplish this, pull-up or pull-down resistors are connected to the **FBA[9:0]** pins as appropriate.

Since there are no internal pull-up or pull-down resistors and the data bus should be floating during reset, a resistor value of 47K Ω should be sufficient.

Power-on reset FBA[9:0] bit assignments


9	8	7	6	5	4	3	2	1	0
PCI Mode	TV Mode		Crystal	Host Interface	RAM Width	RAM Type		Sub-Vendor	Bus Speed

- [9]** PCI Mode. This bit indicates whether the **RIVA 128** initializes with PCI 2.1 compliance
 0 = RIVA 128 is PCI 2.0 compliant (does not support delayed transactions)
 1 = RIVA 128 is PCI 2.1 compliant (supports 16 clock target latency requirement).
- [8:7]** TV Mode. These bits select the timing format when TV mode is enabled.
 00 = Reserved
 01 = NTSC
 10 = PAL
 11 = TV mode disabled
- [6]** Crystal Frequency. This bit should match the frequency of the crystal or reference clock connected to **XTALOUT** and **XTALIN**.
 0 = 13.500MHz (used where TV output may be enabled)
 1 = 14.31818MHz
- [5]** Host Interface
 0 = PCI
 1 = AGP (Bit 0 must also be pulled high to indicate 66MHz)
- [4]** RAM Width
 0 = 64-bit framebuffer data bus width (the upper 64-bit data bus and byte selects are tri-state)
 1 = 128-bit framebuffer data bus width
- [3:2]** RAM Type
 00 = Reserved
 01 = 8Mbit SDRAM or SGRAM organized as 128K x 2 banks x 32-bit (normal SGRAM mode).
 10 = Reserved
 11 = 8Mbit SDRAM or SGRAM organized as 128K x 2 banks x 32-bit, framebuffer I/O pins remain tri-stated after reset.
- [1]** Sub-Vendor. This bit indicates whether the PCI Subsystem Vendor field is located in the system motherboard BIOS or adapter card VGA BIOS. If the Subsystem Vendor field is located in the system BIOS it must be written by the system BIOS to the PCI configuration space prior to running any PnP code.
 0 = System BIOS (Subsystem Vendor ID and Subsystem ID set to 0x0000)
 1 = Adapter card VGA BIOS (Subsystem Vendor ID and Subsystem ID read from ROM BIOS at location 0x54 - 0x57)
- [0]** Bus Speed. This bit indicates the value returned in the 66MHZ bit in the PCI Configuration registers (see page 64).
 0 = RIVA 128 PCI interface is 33MHz
 1 = RIVA 128 is 66MHz capable

The following example configuration is shown in Figure 57:

- Subsystem Vendor ID initialized to 0 and writeable by system BIOS (see Appendix A, page 70)
- 8Mbit 128K x 2 bank x 32 SGRAM
- 128-bit framebuffer interface
- AGP including 66MHz PCI 2.1 compliant subset
- Using 13.5000MHz crystal
- TV output mode is NTSC

Figure 57. Example motherboard configuration



11 DISPLAY INTERFACE

11.1 PALETTE-DAC

The Palette-DAC integrated into the RIVA 128 supports a traditional pixel pipeline with the following enhancements:

- Support for 10:10:10, 8:8:8, 5:6:5 and 5:5:5 direct color pixel modes
- Support for dynamic gamma correction on a pixel by pixel basis
- Support for mixed indexed color and direct color pixels
- 256 x 24 LUT for 8-bit indexed modes

- High quality video overlay
- Accepts interlaced video fields allowing a reduction in memory buffering requirements while incorporating temporal averaging
- Line buffer for horizontal and vertical interpolation of video streams up to square pixel PAL resolution
- 3x2 multitap interpolating filter with image sharpening
- Color key in all color pixel modes
- High quality YUV to RGB conversion with chrominance control.

11.2 PIXEL MODES SUPPORTED

8-bit indexed color

In the 8-bit indexed color each 32-bit word contains four 8-bit indexed color pixels, each comprising bits b[7:0] as shown below.

Pixel formats (FBD[31:0])																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pixel 3								Pixel 2								Pixel 1								Pixel 0							
b7	b6	b5	b4	b3	b2	b1	b0	b7	b6	b5	b4	b3	b2	b1	b0	b7	b6	b5	b4	b3	b2	b1	b0	b7	b6	b5	b4	b3	b2	b1	b0

NOTE

1 This 32-bit representation can be extended to 64-bit and 128-bit widths by duplicating the 32-bit word in little-endian format.

16-bit direct color modes (5:6:5 direct and 5:5:5 with and without gamma correction)

In 5:5:5 color modes bit 15 of each pixel can be enabled to select whether pixel data bypasses the LUT to feed the DACs directly, or indirectly, through the LUT, to allow gamma correction to be applied. If not enabled then the bypass mode will always be selected, and the LUT powered down. The 16-bit modes include a 5:6:5 format which always bypasses the LUT.

5:6:5 mode	Pixel formats (FBD[31:0])																															
	Pixel 1																Pixel 0															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	Red gamma				Green gamma				Blue gamma				0	Red gamma				Green gamma				Blue gamma									
0	1	Red bypass				Green bypass				Blue bypass				1	Red bypass				Green bypass				Blue bypass									
1	Red bypass				Green bypass				Blue bypass				Red bypass				Green bypass				Blue bypass											

NOTE

1 This 32-bit representation can be extended to 64-bit and 128-bit widths by duplicating the 32-bit word in little-endian format.

32-bit direct color (8:8:8 with gamma correction or 10:10:10 direct)

In 32-bit color mode bit 31 of each pixel selects whether pixel data bypasses the LUT, to feed the DACs directly or indirectly, through the LUT, to allow gamma correction to be applied. In the table below the Red, Green and Blue bypass bits are shown individually as R[9:0], G[9:0], and B[9:0] because, in the bypass

mode pixel format, the least significant bits of each color are located separately in the top byte of the pixel. This also permits an 8:8:8 mode without gamma with <1% error if desired.

Use of pixel input pins (FBD[31:0])																															
Pixel 0																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	X	X	X	X	X	X	X	Red gamma								Green gamma								Blue gamma							
1	X	R1	R0	G1	G0	B1	B0	R9	R8	R7	R6	R5	R4	R3	R2	G9	G8	G7	G6	G5	G4	G3	G2	B9	B8	B7	B6	B5	B4	B3	B2

NOTE

This 32-bit representation can be extended to 64-bit and 128-bit widths by duplicating the 32-bit word in little-endian format.

Limitations on line lengths

Table 15. Permitted line length multiples

bpp	8	16	32
Number of pixels that the line length must be a multiple of	4	2	1

11.3 HARDWARE CURSOR

The RIVA 128 supports a 32x32 15bpp full color hardware cursor as defined by Microsoft Windows.

- Full color 5:5:5 format
- Pixel complement
- Transparency
- Pixel inversion

The cursor pattern is stored in a 2KByte bitmap located in off-screen framestore. Details of programming the hardware cursor are given in the RIVA 128 *Programming Reference Manual* [2]. Registers control cursor enabling/disabling, location of cursor bitmap and cursor display coordinates. The cursor data and it's position should only be changed during frame flyback. The cursor should be disabled when not being used.

Cursor format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A	Red					Green					Blue				

The 5-bit RGB color components are expanded to 10 bits per color before combining with the graphics display data. The expanded 10-bit color is composed of the 5-bit cursor color replicated in the upper and lower 5-bit fields. The cursor pixels are combined such that the cursor will overlay a video window if present.

Cursor pixel bit 15 (A) is the replace mode bit. When A=1, the cursor pixel replaces the normal display pixel. If A=0, the expanded 30 bits of the cursor color are XORed with the display pixel to provide the complement of the background color.

Cursor pixels can be made transparent (normal display pixel is unmodified) by setting to a value of 0x0000. To invert the bits of the normal display pixel, the cursor pixel should be set to 0x7FFF.

11.4 SERIAL INTERFACE

The RIVA 128 serial interface supports connection to DDC1/2B, DDC2AB and DDC2B+ compliant monitors and to serial interface controlled video decoders and tuners. Supported video decoder chips include Philips SAA7110, SAA7111A, ITT 3225 and Samsung KS0127. For details of address locations and protocols applying to specific parts refer to the appropriate manufacturer's datasheet.

The serial interface in RIVA 128 requires operation under software control to provide emulation of the

interface standard. RIVA 128 can act as a master for communication with slave devices like those mentioned above. It also acts as a master when interfacing to a DDC1/2 compatible monitor. Although it is not Access.bus compatible, it can communicate with a DDC2AB compatible monitor via the DDC2B+ protocol. (No other Access.bus peripherals can be attached although other serial devices may co-reside on the DDC bus). The RIVA 128 can clock stretch incoming messages in the event that the software handler is interrupted by another task.

11.5 ANALOG INTERFACE

Figure 58. Recommended circuit (crystal circuit is for designs not supporting TV out)




Table 16. Table of parts for recommended circuit (Figure 58)

Part number	Value	Description
C1	22μF	tantalum capacitor
C2	100nF	surface mount capacitor
C3, C4	22pF	surface mount capacitor
C5, C6	10nF	surface mount capacitor
R1	147Ω	1% resistor
R2-R4	75Ω	1% resistor
D1-D6	1N4148	protection diodes
L1	1μH	inductor
X1	13.50000MHz	series resonant crystal (used where TV output may be required)
	14.31818MHz	series resonant crystal

11.6 TV OUTPUT SUPPORT

Reference clock options

The RIVA 128 supports two synthesizer reference clock frequencies; 13.5MHz and 14.31818MHz. The reference clock frequency is determined by a crystal or reference clock connected to the **XTALIN** and **XTALOUT** pins. Where TV-out is supported, **XTALOUT** should be driven by a 13.5MHz reference clock derived from an external NTSC/PAL clock source as illustrated in Figure 59. The clock frequency should match the power-on configuration setting described in Section 10, page 49.

PAL/NTSC TV interface

The RIVA 128 supports TV output through an external Analog Devices AD722 PAL/NTSC RGB encoder chip as shown in Figure 59. A MicroClock

MK2715 NTSC/PAL clock chip provides a common source for synchronization of the pixel and subcarrier clocks. In TV output modes the RIVA 128 **XTALOUT** pin must be externally driven from the MK2715 reference clock output, with **XTALIN** tied to GND.

The MK2715 requires a number of external components for proper operation. For crystal input a parallel resonant 13.5000MHz crystal is recommended, with a frequency tolerance of 50ppm or better. Capacitors should be connected from X1 and X2 to GND as shown in Figure 59. Alternatively a clock input (e.g. ClockCan) can be connected to X1, leaving X2 disconnected. Further details are given in the MK2715 datasheet [8].

Figure 59. TV output implementation





Figure 60. Interface to monitor or television**Monitor detection**

Figure 60 shows the typical connection of a television or computer monitor to the RIVA 128s' DAC outputs. The RIVA 128 expects only one output display device to be connected at a time and does not support simultaneous output to both the monitor and television.

During system initialization, the BIOS detects if a monitor is connected by sensing the doubly-terminated 75Ω load (net 37.5Ω). When no monitor is connected, only the local 75Ω load is detected and the RIVA 128 switches to television output mode. The BIOS sets the CRTC registers to generate the appropriate timing for the local television standard and the DACs are adjusted to compensate for the single 75Ω load.

Monitor mode is always selected if a monitor is detected since it is assumed to be the output device of choice, having a higher display fidelity than television.

Timing generation

Televisions contain two Phase-Locked Loops (PLLs). One PLL locks the horizontal frequency and is used to synchronize horizontal and vertical flyback, and to keep the active video region stable and centered. The second PLL locks the color subcarrier frequency (NTSC 3.5794545MHz or PAL 4.43361875MHz). The color subcarrier is used as a phase reference to extract the color information from the television signal.

The RIVA 128 encodes horizontal and vertical timing on a composite sync signal. Using a 13.5000MHz reference clock, the RIVA 128 timing generator creates ITU-R-601 NTSC and PAL compliant horizontal timing with only ppm (parts per million) error. The RIVA 128 does not use the

color subcarrier clock internally. The reference clock source can be located on the television upgrade module with the video encoder and TV output connectors, thus lowering the base system cost.

Flicker filter

RIVA 128 provides an optional flicker filtering feature for TV and interlaced displays.

Without flicker filtering, elements of an image present on either the odd or the even field, but not both, are seen to flicker or shimmer obtrusively. This is a problem especially with 1-pixel-wide horizontal lines often originating from computer generated GUI displays.

Flicker filtering causes a slight smearing of pixels in the vertical direction. This trades off image quality versus flicker. The displayed pixel contains a proportion of the data for the pixel on that line, plus a smaller proportion of the data of the equivalent pixel on the line above and on the line below. Overall, the proportions add up to 1 so that the brightness of the screen does not alter and the pixel data does not get clipped.

Flicker filtering only takes place on pixel data from the framestore - the pattern written into the cursor already has flicker removed. No flicker removal is performed on video images.

Overscan and underscan

The RIVA 128 supports overscan and underscan in the horizontal and vertical directions using hardware scaling. Underscan allows 640x480 resolution to fit onto NTSC displays and 800x600 resolution to fit onto PAL displays. Scaling can be adjusted and controlled by software to suit specific TV requirements. The TV output image position is also software controllable.

12 IN-CIRCUIT BOARD TESTING

The RIVA 128 has a number of features designed to support in-circuit board testing. These include:

- Dedicated test mode input and dual-function test mode select pins selecting the following modes:
 - Pin float
 - Parametric NAND tree
 - All outputs driven high
 - All outputs driven low
- Checksum test
- Test registers

12.1 TEST MODES

Primary test control is provided by the dedicated **TESTMODE** input pin. The RIVA 128 is in normal operating mode when this pin is deasserted. When **TESTMODE** is asserted, **MP_AD[3:0]** are reassigned as **TESTCTL[3:0]** respectively. Test modes are selected asynchronously through a combination of the pin states shown in Table 17.

Table 17. Test mode selection and descriptions

Test mode	TESTCTL[3:0]				Description
	3	2	1	0	
Parametric NAND tree	1	0	1	0	A single parametric NAND tree is provided to give a quiescent environment in which to test VIL and VIH without requiring core activity. This capability is provided in the pads by chaining all I and I/O paths together via two input NAND gates. The chain begins with one input of the first NAND gate tied to VDD while the other input is connected to the first device pin on the NAND tree. The output of this gate then becomes the input of the next NAND gate in the tree and so on until all pad input paths have been connected. The final NAND gate output is connected to an output-only pin whose normal functionality is disabled in NAND tree mode. The NAND tree length is therefore equal to the number of I and I/O pins in the RIVA 128. Output -only pins are not connected into the NAND tree.
Pin float	1	1	0	0	All pin output drivers are tristated in this test mode so that pin leakage current (IIL,IH,IOZL,IOZH) can be measured.
Outputs high	1	1	1	0	All pin output drivers drive a high output state in this test mode so that output high voltage (VOH at IOH) can be measured.
Outputs low	1	1	1	1	All pin output drivers drive a low output state in this test mode so that output low voltage (VOL at IOL) can be measured.

12.2 CHECKSUM TEST

The RIVA 128 hardware checksum feature supports testing of the entire pixel datapath at full video rates from the framebuffer through to the DAC inputs. Each of the three RGB colors can be tested to provide a correlation between the intended and actual display. Checksums are accumulated during active (unblanked) display. Note that the checksum mechanism does not check the DAC outputs (i.e. what is physically being displayed on the monitor).

For a given image (which can be a real application's image or a specially prepared test card), theoretical derived checksum values can be calculated for a

selected RGB color, which are then compared with the RIVA 128 hardware checksum value. Alternatively the checksum value from a known good chip can be used as the reference.

Hardware checksum accumulation is not affected by the horizontal and vertical synchronization waveforms or timings. Any discrepancy between the calculated and RIVA 128 hardware accumulated checksum values therefore indicates a problem in the device or system being tested. Details of programming the RIVA 128 checksum are given in the RIVA 128 *Programming Reference Manual* [2].

13 ELECTRICAL SPECIFICATIONS

13.1 ABSOLUTE MAXIMUM RATINGS¹

Symbol	Parameter	Min.	Max.	Units	Notes
VDD/AVDD	DC supply voltage		3.6	V	
	Voltage on input and output pins	GND-1.0	VDD+0.5	V	2
TS	Storage temperature (ambient)	-55	125	°C	
TA	Temperature under bias	0	85	°C	
	Analog output current (per output)		45	mA	
	DC digital output current (per output)		25	mA	

NOTES

- 1 Stresses greater than those listed under 'Absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2 For 3V tolerant pins VDD = 3.3V ± 0.3V, for 5V tolerant pins (PCI, Video Port and Serial interfaces) VDD = 5V ± 0.5V

13.2 OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes
TC	Case temperature			120	°C	

13.3 DC SPECIFICATIONS

Table 18. DC characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes
VDD	Positive supply voltage	3.135	3.3	3.465	V	
IIN	Input current (signal pins)			±10	µA	1, 2
	Power dissipation			3.7	W	

NOTES

- 1 Includes high impedance output leakage for all bi-directional buffers with tri-state outputs
- 2 VDD = max, GND ≤ VIN ≤ VDD

Table 19. Parameters applying to PCI and AGP interface pins

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes
CIN	Input capacitance	5		10	pF	1
COUT	Output load capacitance	5		50	pF	1
Parameters for 5V signaling environment only:						
VIH	Input logic 1 voltage	2.0		5.75	V	
VIL	Input logic 0 voltage	-0.5		0.8	V	
VOH	Output logic 1 level	2.4			V	
VOL	Output logic 0 level			0.55	V	
IOH	Output load current, logic 1 level			-2	mA	
IOL	Output load current, logic 0 level			3 or 6	mA	2
Parameters for 3.3V and AGP signaling environments only:						
VIH	Input logic 1 voltage	0.475VDD		VDD+0.5	V	

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes
VIL	Input logic 0 voltage	-0.5		0.325VDD	V	
VOH	Output logic 1 level	0.9VDD			V	
VOL	Output logic 0 level			0.1VDD	V	
IOH	Output load current, logic 1 level			-0.5	mA	
IOL	Output load current, logic 0 level			1.5	mA	

NOTE

- 1 Tested but not guaranteed.
- 2 3mA for all signals except **PCIFRAME#**, **PCITRDY#**, **PCIIRDY#**, **PCIDEVSEL#** and **PCISTOP#** which have IOL of 6mA.

13.4 ELECTRICAL SPECIFICATIONS

Table 20. Parameters applying to all signal pins except PCI/AGP interfaces

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes
CIN	Input capacitance		10	12	pF	1
COUT	Output load capacitance		10	50	pF	1
VIH	Input logic 1 voltage	2.0		VDD+0.5	V	2
VIL	Input logic 0 voltage	-0.5		0.8	V	
VOH	Output logic 1 level	2.4			V	
VOL	Output logic 0 level			0.4	V	
IOH	Output load current, logic 1 level			-1	mA	
IOL	Output load current, logic 0 level			1	mA	

NOTE

- 1 Tested but not guaranteed.
- 2 For 3V tolerant pins VDD = 3.3V ± 0.3V, for 5V tolerant pins (Video Port and Serial interfaces) VDD = 5V ± 0.5V

13.5 DAC CHARACTERISTICS

Parameter	Min.	Typ.	Max.	Units	Notes
Resolution		10		bits	
DAC operating frequency			230	MHz	
White relative to Black current	16.74	17.62	18.50	mA	2
DAC to DAC matching		±1	±2.5	%	2,4
Integral linearity		±0.5	±1.5	LSB ₈	2,3,8
Differential linearity		±0.25	±1	LSB ₈	2,3,8
DAC output voltage			1.2	V	2
DAC output impedance		20		kΩ	
Risetime (black to white level)		1	3	ns	2,5,6
Settling time (black to white)			5.9	ns	2,5,7
Glitch energy		50	100	pVs	2,5
Comparator trip voltage	280	335	420	mV	
Comparator settling time			100	μs	
Internal Vref voltage		1.235		V	
Internal Vref voltage accuracy		±3	±5	%	

NOTES

- 1 Blanking pedestals are not supported in TV output mode.
- 2 VREF = 1.235V, RSET = 147Ω
- 3 $LSB_8 = 1$ LSB of 8-bit resolution DAC
- 4 About the midpoint of the distribution of the three DACs
- 5 37.5ohm, 30pF load
- 6 10% to 90%
- 7 Settling to within 2% of full scale deflection
- 8 Monotonicity guaranteed

13.6 FREQUENCY SYNTHESIS CHARACTERISTICS

Parameter	Min	Typ.	Max	Units	Notes
XTALIN crystal frequency range	4		15	MHz	1
Internal VCO frequency	128		256	MHz	
Memory clock output frequency			100	MHz	
Pixel clock output frequency			230	MHz	2
Pixel clock output frequency (video displayed)			110	MHz	3
Synthesizer lock time			500	μs	

NOTE

- 1 A series resonant crystal should be connected to **XTALIN**
- 2 The pixel clock can be programmed to within 0.5% of any target frequency $10 \leq f_{\text{pixclk}} \leq 230\text{MHz}$
- 3 The maximum pixel clock frequency when the RIVA 128 is displaying full motion video

14 PACKAGE DIMENSION SPECIFICATION

14.1 300 PIN BALL GRID ARRAY PACKAGE

Figure 61. RIVA 128 300 Plastic Ball Grid Array Package dimension reference




Table 21. RIVA 128 300 Plastic Ball Grid Array Package dimension specification

Ref.	Millimeters			Inches		
	Typ.	Min.	Max.	Typ.	Min.	Max.
A		2.125	2.595	0.083		0.102
A1		0.50	0.70		0.020	0.027
A2		1.625	1.895		0.064	0.074
b		0.60	0.90		0.024	0.035
D	27.00	26.82	27.18	1.063	1.055	1.070
D1	24.13 Basic			0.951 Basic		
D2		23.90	24.10		0.941	0.949
e	1.27 Basic			0.050 Basic		
E	27.00	26.82	27.18	1.063	1.055	1.070
E1	24.13 Basic			0.951 Basic		
E2		23.90	24.10		0.941	0.949

15 REFERENCES

- 1 RIVA 128 *Turnkey Manufacturing Package TMP, Design Guide*, NVIDIA Corp./SGS-THOMSON Microelectronics
- 2 RIVA 128 *Programming Reference Manual*, NVIDIA Corp./SGS-THOMSON Microelectronics
- 3 *Accelerated Graphics Port Interface Specification, Revision 1.0*, Intel Corporation, July 1996
- 4 *PCI Local Bus Specification, revision 2.1*, PCI Special Interest Group, June 1995
- 5 *Recommendation 656 of the CCIR, Interfaces for digital component video signals in 525-line and 625-line television systems*, CCIR, 1990
- 6 *Display Data Channel (DDC™) standard, Version 2.0, revision 0*, Video Electronics Standards Association, April 9th 1996 (Video Electronics Standards Association - <http://www.vesa.org>)
- 7 *AD722 PAL/NTSC TV Encoder Datasheet*, Analog Devices Inc., 1995
- 8 *MK2715 NTSC/PAL Clock Source Datasheet*, MicroClock Inc., March 1997

16 ORDERING INFORMATION

Device	Package	Part number
RIVA 128	300 pin PBGA	STG3000X

APPENDIX

Descriptions of register contents include an indication if register fields are readable (**R**) or writable (**W**) and the initial power-on or reset value of the field (**I**). '-' indicates not readable / writable, X indicates an indeterminate value, hence I=X indicates register or field not reset.

A PCI CONFIGURATION REGISTERS

This section describes the 256 byte PCI configuration spaces as implemented by the RIVA 128. A single PCI VGA device is defined by the RIVA 128 which decodes and acknowledges the first 256 bytes of the configuration address space. The RIVA 128 does not respond (does not assert **DEVSEL#**) for functions 1-7.

A.1 REGISTER DESCRIPTIONS FOR PCI CONFIGURATION SPACE

Byte offsets 0x03 - 0x00

0x03				0x02				0x01				0x00																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEVICE_ID_CHIP								VENDOR_ID																							

Device Identification Register (0x03 - 0x02)

Bits	Function	R W I
31:16	The DEVICE_ID_CHIP bits contain the chip number allocated by the manufacturer to identify the particular device. = 0x0018	R - 0x0018

Vendor Identification Register (0x01 - 0x00)

Bits	Function	R W I
15:0	VENDOR_ID bits allocated by the PCI Special Interest Group to uniquely identify the manufacturer of the device. NVIDIA/SGS-THOMSON Vendor ID = 0x12D2 (4818)	R - X

Byte offsets 0x07 - 0x04

0x07				0x06				0x05				0x04																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	SERR_SIGNALLED	RECEIVED_MASTER	RECEIVED_TARGET	Reserved	DEVSEL_TIMING			Reserved		66MHZ	CAP_LIST	Reserved				Reserved				SERR_ENABLE				Reserved		PALETTE_SNOOP	WRITE_AND_INVA:	Reserved	BUS_MASTER	MEMORY_SPACE	IO_SPACE

Device Status Register (0x07 - 0x06)

Bits	Function	R W I
31	Reserved	R - 0
30	SERR_SIGNALLED is set whenever the RIVA 128 asserts SERR#.	R W 0
29	RECEIVED_MASTER indicates that a master device's transaction (except for Special Cycle) was terminated with a master-abort. This bit is clearable (=1). 0=No abort 1=Master aborted	R W 0
28	RECEIVED_TARGET indicates that a master device's transaction was terminated with a target-abort. This bit is clearable (=1). 0=No abort 1=Master received target aborted	R W 0
27	Reserved	R - 0
26:25	The DEVSEL_TIMING bits indicate the timing of DEVSEL# . These bits indicate the slowest time that the RIVA 128 asserts DEVSEL# for any bus command except Configuration Read and Configuration Write. The RIVA 128 responds with medium DEVSEL# for VGA, memory and I/O accesses. For accesses to the 16MByte memory ranges described by the BARs, the chip responds with fast decode (no wait states). 00=fast 01=medium	R - 1
24:22	Reserved	R - 0
21	66MHZ indicates that the RIVA 128 is capable of 66MHz operation. This bit reflects the latched state of the 66MHz/33MHz strap option.	R - 1
20	CAP_LIST indicates that there is a linked list of registers containing information about new capabilities not available within the original PCI configuration structure. This bit indicates that the (byte) Capability Pointer Register located at 0x34 points to the start of this linked list.	R - 1
19:16	Reserved	R - 0

Command Register (0x05 - 0x04)

Bits	Function	R W I
15:9	Reserved	R - 0

Bits	Function	R W I
8	SERR_ENABLE is an enable bit for the SERR# driver. 0=Disables the SERR# driver 1=Enables the SERR# driver	R W 0
7:6	Reserved	R - 0
5	PALETTE_SNOOP indicates that VGA compatible devices should snoop their palette registers. 0=Palette accesses treated like all other accesses 1=Enables special palette snooping behavior	R W 0
4	WRITE_AND_INVALID is an enable bit for using the Memory Write and Invalidate command. 1=The RIVA 128 as bus master may generate the command 0=The Memory Write command must be used instead of Memory Write and Invalidate	R W 0
3	Reserved	R - 0
2	BUS_MASTER indicates that the device can act as a master on the PCI bus. 0=Disables the RIVA 128 from generating PCI accesses 1=Allows the RIVA 128 to behave as a bus master	R W 0
1	MEMORY_SPACE indicates that the RIVA 128 will respond to memory space accesses. 0=Device response disabled 1=Enables response to Memory space accesses. The device will decode and respond to the 16MByte ranges as well as the default VGA memory range when it is enabled. The VGA decode range may change based upon the value in the VGA graphics Miscellaneous Register GR06, bits[3:2] and other enable bits, see RIVA 128 <i>Programming Reference Manual</i> [2].	R W 0
0	IO_SPACE indicates that the device will respond to I/O space accesses. This bit enables I/O space accesses for the VGA function as defined in the PCI specification. These include 0x3B0 - 0x3BB, 0x3C0 - 0x3DF and their aliases.	R W 0

Byte offsets 0x0B - 0x08

0x0B				0x0A				0x09				0x08																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLASS_CODE												REVISION_ID																			

Class Code Register (0x0B - 0x09)

Bits	Function	R W I
31:8	<p>The CLASS_CODE bits identify the generic function of the device and (in some cases) a specific register-level programming interface. The register is broken into three byte-size fields. The upper byte (at offset 0x0B) is a base class code which broadly classifies the type of function the device performs. The middle-byte (at offset 0x0A) is a sub-class code which identifies more specifically the function of the device. The lower byte (at offset 0x09) identifies a specific register-level programming interface (if any) so that device independent software can interact with the device.</p> <p>The VGA function responds as a VGA compatible controller. 0x030000=VGA compatible controller</p>	R - X

Revision Identification Register (0x08)

Bits	Function	R W I
7:0	<p>The REVISION_ID bits specify a device specific revision identifier. The value is chosen by the vendor. This field should be viewed as a vendor defined extension to the DEVICE_ID.</p> <p>0x01=Revision B</p>	R - X

Byte offsets 0x0F - 0x0C

0x0F				0x0E				0x0D				0x0C																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				HEADER_TYPE				Reserved				Reserved				Reserved				Reserved											

Bits	Function	R W I
31:24	Reserved	R - 0
23:16	HEADER_TYPE identifies the device as single or multi-function. RIVA 128 responds as a single-function device. 0x00=Single function device	R - 0x00
16:00	Reserved	R - 0

Byte offsets 0x13 - 0x10

0x13				0x12				0x11				0x10																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BASE_ADDRESS				BASE_RESERVED												PREFETCHABLE	ADDRESS_TYPE		SPACE_TYPE												

Base Memory Address Register (0x13 - 0x10)

Bits	Function	R W I
31:24	The BASE_ADDRESS bits contain the most significant bits of the base address of the device. This indicates that the RIVA 128 requires a 16MByte block of contiguous memory beginning on a 16MByte boundary. This memory range contains memory-mapped registers and FIFOs and should not be set as part of a PentiumPro™'s write combining range.	R W 0
23:4	The BASE_RESERVED bits form the least significant bits of the base address and are hardwired to 0.	R - 0
3	The PREFETCHABLE bit indicates that there are no side effects on reads, that the device returns all bytes on reads regardless of the byte enables, and that host bridges can merge processor writes into this range without causing errors.	R - 1
2:1	The ADDRESS_TYPE bits contain the type (width) of the Base Address. 0=32-bit	R - 0
0	The SPACE_TYPE bit indicates whether the register maps into Memory or I/O space. 0=Memory space	R - 0

Byte offsets 0x17 - 0x14

0x17				0x16				0x15				0x14																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BASE_ADDRESS								BASE_RESERVED								PREFETCHABLE	ADDRESS_TYPE		SPACE_TYPE												

Base Memory Address Register (0x17 - 0x14)

Bits	Function	R W I
31:24	The BASE_ADDRESS bits contain the most significant bits of the base address of the device. This indicates that the RIVA 128 requires a 16MByte block of contiguous memory beginning on a 16MByte boundary. This memory range contains linear frame buffer access and may be set as part of a PentiumPro™'s write combining (wc) range.	R W 0
23:4	The BASE_RESERVED bits form the least significant bits of the base address and are hardwired to 0.	R - 0
3	The PREFETCHABLE bit indicates that there are no side effects on reads, that the device returns all bytes on reads regardless of the byte enables, and that host bridges can merge processor writes into this range without causing errors.	R - 1
2:1	The ADDRESS_TYPE bits contain the type (width) of the Base Address. 0=32-bit	R - 0
0	The SPACE_TYPE bit indicates whether the register maps into Memory or I/O space. 0=Memory space	R - 0

Byte offsets 0x2B - 0x18

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00000000																															

Base Address Registers (0x2B - 0x18)

Bits	Function	R W I
31:0	These bits are hardwired (read-only) to 0.	R - 0

Byte offsets 0x2F - 0x2C

0x2F				0x2E				0x2D				0x2C																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SUBSYSTEM_ID								SUB_VENDOR_ID																							

Subsystem Vendor ID (0x2F - 0x2C)

Bits	Function	R W I
31:16	SUBSYSTEM_ID is a unique code defined by the vendor to identify this product.	R - 0
15:0	<p>SUB_VENDOR_ID bits allocated by the PCI Special Interest Group to uniquely identify the manufacturer of the sub-system. Based on the strapping options read from ROM during PCI reset, this field may behave in one of two ways:</p> <ol style="list-style-type: none"> 1 These bytes can be read from address locations 0x54 - 0x57 of the ROM BIOS automatically during reset. This is useful for add-in card implementations. 2 These bytes may be written from PCI configuration space at locations 0x40 - 0x43. 	R - 0

Byte offsets 0x33 - 0x30

0x33				0x32				0x31				0x30																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ROM_BASE_ADDRESS								ROM_BASE_RESERVED								Reserved								ROM_DECODE							

Expansion ROM Base Address Register (0x33 - 0x30)

Bits	Function	R W I
31:22	The ROM_BASE_ADDR bits contain the base address of the Expansion ROM. The bits correspond to the upper bits of the Expansion ROM base address. This decode permits the PCI boot manager to place the expansion ROM on a 4MByte boundary. RIVA 128 currently maps a 64KByte BIOS into the bottom of this 4MByte range. Typically the first 32K of this ROM contains the VGA BIOS code as well as the PCI BIOS Expansion ROM Header and Data Structure.	R W X
21:11	ROM_BASE_RESERVED contain the lower bits of the base address of the Expansion ROM. These bits are hardwired to 0, forcing a 4MByte boundary.	R - 0
10:1	Reserved	R - 0
0	The ROM_DECODE bit indicates whether or not the RIVA 128 accepts accesses to its expansion ROM. When the bit is set, address decoding is enabled using the parameters in the other part of the base register. The MEMORY_SPACE bit (PCI Configuration Register 0x04, page 64) has precedence over the ROM_DECODE bit. RIVA 128 will respond to accesses to its expansion ROM only if both the MEMORY_SPACE bit and the ROM_DECODE bit are set to 1. 0=Expansion ROM address space is disabled 1=Expansion ROM address decoding is enabled	R W 0

Byte offsets 0x37 - 0x34

0x37				0x36				0x35				0x34																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved																CAP_PTR															

Capabilities Pointer Register (0x37 - 0x34)

Bits	Function	R W I
31:8	Reserved	R - 0
7:0	This field contains a byte offset into this PCI configuration space containing the first item in the capabilities list. This is a pointer to the extended capabilities list which returns 0x00000000 if the device is not strapped for AGP (No extended capabilities).	R - 0x44

Byte offsets 0x3B - 0x38

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00000000																															

Reserved (0x3B - 0x38)

Bits	Function	R W I
31:0	These bits are reserved and hardwired (read-only) to 0.	R - 0

Byte offset 0x3F - 0x3C

0x3F				0x3E				0x3D				0x3C																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_LAT								MIN_GNT								INTERRUPT_PIN								INTERRUPT_LINE							

MAX_LAT Register (0x3F)

Bits	Function	R W I
31:24	The MAX_LAT bits contain the maximum time the RIVA 128 requires to gain access to the PCI bus. This read-only register is used to specify the RIVA 128's desired settings for Latency Timer values. The value specifies a period of time in units of 250ns. 1=250ns	R - 1

MIN_GNT Register (0x3E)

Bits	Function	R W I
23:16	The MIN_GNT bits contain the length of the burst period the RIVA 128 needs, assuming a clock rate of 33MHz. This read-only register is used to specify the RIVA 128's desired settings for Latency Timer values. The value specifies a period of time in units of 250ns. 3=750ns	R - 3

Interrupt Pin Register (0x3D)

Bits	Function	R W I
15:8	The INTERRUPT_PIN bits contain the interrupt pin the device (or device function) uses. A value of 1 corresponds to INTA# .	R - 1

Interrupt Line Register (0x3C)

Bits	Function	R W I
7:0	The INTERRUPT_LINE bits contain the interrupt routing information. POST software will write the routing information into this register as it initializes and configures the system. The value in this field indicates which input of the system interrupt controller(s) the RIVA 128's interrupt pin is connected to. Device drivers and operating systems can use this information to determine priority and vector information. INTERRUPT_LINE is initialized to 0xFF (no connection) at reset. 0=Interrupt line IRQ0 1=Interrupt line IRQ1 0xF=Interrupt line IRQ15 0xFF=No interrupt line connection (reset value)	R W 0xFF

Byte offsets 0x43 - 0x40

0x43				0x42				0x41				0x40																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SUBSYSTEM_ID								SUB_VENDOR_ID																							

Writeable Subsystem Vendor ID (0x43 - 0x40)

Bits	Function	R W I
31:16	This SUBSYSTEM_ID field is aliased at 0x2F - 0x2E where it is read-only. It may be modified by System BIOS for systems which do not have a ROM on the RIVA 128 data pins. This will ensure valid data before enumeration by the operating system.	R W 0
15:0	This SUB_VENDOR_ID field is aliased at 0x2D - 0x2C where it is read-only. It may be modified by System BIOS for systems which do not have a ROM on the RIVA 128 data pins. This will ensure valid data before enumeration by the operating system.	R W 0

Byte offsets 0x47 - 0x44

0x47				0x46				0x45				0x44																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				MAJOR				MINOR				NEXT_PTR				CAP_ID															

Capabilities Identifier Register (Offset = 0x47 - 0x44 = CAP_PTR)

Bits	Function	R W I
31:24	Reserved = 0x00	R - 0
23:20	This field indicates the Major revision number of the AGP specification that the RIVA 128 conforms to. = 0x01	R - 0x01
19:16	This field indicates the Minor revision number of the AGP specification that the RIVA 128 conforms to. = 0x00	R - 0x00
15:8	NEXT_PTR contains the pointer to the next item in the capabilities list. This is the last entry in the capabilities list, hence it contains a null pointer = 0x00.	R - 0x00
7:0	The CAP_ID field identifies the type of capability. AGP = 0x02	R - 0x02

Byte offsets 0x4B - 0x48

0x				0x				0x				0x																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RQ				Reserved				Reserved				SBA	Reserved				RATE														

AGP Status Register (0x4B - 0x48 = CAP_PTR+4)

Bits	Function	R W I
31:24	The RQ field contains the maximum number of AGP command requests this device can have outstanding. RQ = 0x04	R - 0x04
23:10	Reserved	R - 0
9	SBA indicates whether the RIVA 128 supports sideband addressing. 0 = Sideband addressing not supported	R - 0
8:2	Reserved	R - 0
1:0	RATE indicates the data transfer rate(s) supported by the RIVA 128. 01 = 66MHz 1x supported; 2x not supported	R - 0x01

Byte offsets 0x4F - 0x4C

0x				0x				0x				0x																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RQ_DEPTH				Reserved								SBA_ENABLE		AGP_ENABLE		Reserved				DATA_RATE											

AGP Command Register (0x4F - 0x4C = CAP_PTR + 8)

Bits	Function	R W I
31:24	This field is set to the minimum request depth of the target as reported in its RQ field.	R W -
23:10	Reserved	R - 0
9	SBA_ENABLE enables sideband addressing when set. The RIVA 128 does not implement sideband addressing.	R - 0
8	AGP_ENABLE allows the RIVA 128 to act as an AGP master and initiate AGP operations. The target must be enabled before enabling the RIVA 128 0 = disabled 1 = AGP operations enabled	R W 0
7:3	Reserved	R - 0
2:0	The DATA_RATE field must be set to 0x01 to indicate 66MHz/1x transfer mode. This value must also be set on the target before being enabled.	R W 0x01

Byte offset 0xFF - 0x50

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved = 0x00000000																															

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

©1997 SGS-THOMSON Microelectronics Inc. and NVIDIA Corporation

The SGS-THOMSON corporate logo is a registered trademark of SGS-THOMSON Microelectronics.

NVIDIA Corporation, NVIDIA, and NV Architecture are trademarks of NVIDIA Corp.

RIVA 128 is a trademark of SGS-THOMSON Microelectronics and NVIDIA Corp.

Microsoft, Windows and the Windows logo are registered trademarks of Microsoft Corporation

All other products mentioned in this document are trademarks or registered trademarks of their respective owners.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -

Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

NVIDIA Corporation

1226 Tiros Way, Sunnyvale, CA 94086, U.S.A

SGS-THOMSON Document number: 42 1687 01