

SANYO Semiconductors DATA SHEET

Monolithic Linear IC

LA6565VR—Five-Channel CD Actuator Driver (BTL: 4 channels, H bridge: 1 channel)

Overview

The LA6565VR is a four-channel BTL plus one-channel H bridge actuator driver developed for use in CD and DVD drives. The BTL driver channels 1 and 2 include built-in operational amplifiers allowing the LA6565VR to support a wide range of applications.

Functions and Features

- Five power amplifier channels on a single chip (Bridge connection (BTL): 4 channels, H bridge: 1 channel)
- IO max: 1A
- Built-in level shifters (except for the H bridge channel)
- Muting circuits (output on/off, two systems) (The muting circuits operate for the BTL amplifiers. They do not apply to the H bridge or regulator circuits.)
- Built-in regulator (Uses an external PNP transistor and is set with an external resistor.)
- Output voltage setting function (loading driver)
- Built-in independent operational amplifiers
- Thermal shutdown circuit

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max		14	V
Allowable power dissipation	Pd max	Independent IC	0.55	W
		Mounted on a specified board	1.70	W
Maximum output current	I _O max	For each of the channel 1 to 4 and H bridge outputs	1	Α
Maximum input voltage	VINB		13	V
MUTE pin voltage	VMUTE		13	V
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

^{*} Mounted on a specified board: 76.1mm×114.3mm×1.6mm glass epoxy

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	Vcc		5.6 to 13	V	

Electrical Characteristics at Ta = 25°C, VCCS = VCCP1 = VCCP2 = 8V, VREF = 2.5V

Description	Coursels al	Considérano	Ratings			Unit
Parameter	Symbol Conditions		min	typ	max	Unit
[Overall]						
Quiescent current when on	I _{CC} -ON	BTL amplifier output on, loading block off *1		30	50	mA
Quiescent current when off	I _{CC} -OFF	All outputs off *1		10	15	mA
Thermal shutdown circuit operating	TSD	*7	150	175	200	°C
temperature						
[VREF Amplifier]	ī		,		ı	
VREF amplifier offset voltage	VREF- OFFSET		-10		10	mV
VREF input voltage range	VREF-IN		1		V _{CC} -1.5	V
VREF-OUT output current	I-VREF-OUT			1		mA
[Operational Amplifier] (Independent)						
Input voltage range	V _{IN} (OP)		0		V _{CC} -1.5	V
Output current (sink)	SINK (OP)		2			mA
Output current (source)	SOURCE (OP)		300	500		μΑ
Output offset voltage	VOFF (OP)		-10		10	mV
Residual current (sink)	VCE-SINK (OP)	I _O (sink side) = 1mA			0.6	V
[BTL Amplifier Block] (Channels 1 to	4)				I	
Output offset voltage	VOFF	The voltage difference between each	-50		50	mV
,		channel outputs *2, *3				
Input voltage range	V _{IN}	Input voltage range of the input operational	0		V _{CC} -1.5	V
		amplifiers				
Output voltage	Vo	$I_O = 0.5A$, the voltage between V_O + and V_O -	5.7	6.2		V
Closed circuit voltage gain	VG	in each channel	7.2	8	9	times
Closed circuit voltage gain	VG	The gain from the input to the output with the input amplifier set to 0dB *2, *3	1.2	0	9	unies
Slew rate	SR	For the independent amplifier.		0.5		V/µs
		Times 2 when between outputs *7				
Muting on voltage	VMUTE-ON	The output on voltage, for each mute function	2.5			V
		*4				
Muting off voltage	VMUTE-OFF	The output off voltage, for each mute function			0.5	V
Unant Amalifia Diadi (Observal Ass	- 1.0)	*4				<u> </u>
[Input Amplifier Block] (Channels 1 a	T .		0		V 4.5	
Input voltage range	V _{IN} -OP		0		V _{CC} -1.5	V
Output current (sink)	SINK-OP		2			mA
Output current (source)	SOURCE-OP	*5	300	500		μΑ
Output offset voltage	VOFF-OP		-10		10	mV
[Loading Block] (Channel 5, H bridge circuit)						
Output voltage	V _O -LOAD	For forward/reverse operation, $I_O = 0.5A$, VCONT = V_{CC}^*	5.7	6.5		V
Braking output saturation voltage	V _{CE} -BREAK	The output voltage during braking *6			0.3	V
Low-level input voltage	V _{IN} -L				1	V
High-level input voltage	V _{IN} -H		2			V
					l	

^{\$1}: The total current dissipation for VCCP1, VCCP2, and VCCS with no load.

Continued on next page.

^{*2:} The input amplifier is a buffer amplifier.

^{*3:} The voltage difference between the two sides of the load (12 Ω).

^{*4:} When the MUTE pin is high, the output will be on, and when low, the output will be off (high-impedance state).

^{*5:} The input operational amplifier source is constant current. Since the 11kΩ resistor between this and the next stage functions as the load, the input operational amplifier gain must be set carefully.

^{*6:} The braking operation is a short (to ground) braking operation. The sink side output is on at this time.

^{*7:} Design guarantee.


Continued from preceding page.


Parameter	O. mak al	Conditions	Ratings			Unit
Parameter	Symbol Conditions		min	typ	max	Offic
[Power Supply Block] (Uses an external 2SB632K PNP transistor)						
Power supply output	Vout	I _O = 200mA	1.260	1.285	1.310	V
REG-IN sink current	REG-IN-SINK	External PNP transistor base current	5	10		mA
Line regulation	ΔVOLN	$6V \le V_{CC} \le 12V$, $I_{O} = 200$ mA		10	100	mV
Load regulation	ΔVOLD	$5mA \le I_O \le 200mA$		10	100	mV

Package Dimensions

unit: mm (typ)

3344





Pin Functions

Pin No.	Pin Name	Description
1	FWD	LOADING output changeover pin (FWD), LOADING logic input
2	REV	LOADING output changeover pin (REV), LOADING logic input
3	V _{CC} 2	LOADING power-stage power supply for channel 3 and 4
4	NC	-
5	VLO-	Loading output (-)
6	VLO+	Loading output (+)
7	V _O 4+	Output pin (+) for channel 4
8	V _O 4⁻	Output pin (-) for channel 4
9	V _O 3+	Output pin (+) for channel 3
10	V _O 3⁻	Output pin (-) for channel 3
11	PGND2	Power system GND
12	PGND1	Power system GND
13	V _O 2+	Output pin (+) for channel 2
14	V _O 2 ⁻	Output pin (-) for channel 2
15	V _O 1⁻	Output pin (+) for channel 1
16	V _O 1+	Output pin (-) for channel 1
17	NC	-
18	V _{CC} P1	Power-stage power supply for channel 1 and 2
19	V _{CC} S	Signal system power supply
20	V _{IN} 1+	Input pin for channel 1, Input OP-AMP (+) input
21	V _{IN} 1-	Input pin for channel 1, Input OP-AMP (-) input
22	V _{IN} 1	Input pin for channel 1, Input OP-AMP output
23	NC	-
24	V _{IN} 2+	Input pin for channel 2, Input OP-AMP (+) input
25	V _{IN} 2-	Input pin for channel 2, Input OP-AMP (-) input
26	V _{IN} 2	Input pin for channel 2, Input OP-AMP output
27	NC	-
28	V _{IN} 3-	Input pin for channel 3, Input OP-AMP (-) input
29	V _{IN} 3	Input pin for channel 3, Input OP-AMP output
30	V _O _OP	OP-AMP, output pin
31	V _{IN} ⁻OP	OP-AMP, (-) input pin
32	V _{IN} +OP	OP-AMP, (+) input pin
33	REG_IN	Regulator, error AMP output pin. Base to external PNP transistor connected
34	NC	-
35	REG_OUT	Regulator, error AMP input pin (+)
36	VREF_OUT	VREF_AMP (voltage follower) output pin
37	VREF_IN	VREF input pin. Input the external reference voltage
38	V _{IN} 4	Input pin for channel 4, Input OP-AMP output
39	NC	-
40	V _{IN} 4 ⁻	Input pin for channel 4, Input OP-AMP (-) input
41	MUTE234	Output ON/OFF pin for channel 2, 3 and 4
42	MUTE1	Output ON/OFF pin for channel 1
43	VCONT	LOADING output (H voltage) setting pin
44	S_GND	Signal system GND

Pin Description


Pin No.	Pin Name	Pin Name	Description	Equivalent Circuit Diagram Description
20	V _{IN} 1+	Input	Inputs (channels 1 to 4 and the	
21	V _{IN} 1-	(CH1 to 4)	independent operational amplifier)	V _{IN} *
22	V _{IN} 1	(0 to .)	macponacin operational ampliner,	T T
24	V _{IN} 2+			VccsO
				$lack {f \psi} \qquad lack {f \psi} \qquad lack {f \psi} \qquad$
25	V _{IN} 2-			$\sqrt{N^*+}$ $\sqrt{300\Omega}$
26	V _{IN} 2			V _{IN} *+ — W 300Ω 300Ω
28	V _{IN} 3-			V _{IN} *- 300Ω
29	V _{IN} 3			300Ω
38	V _{IN} 4-			
40	V_{IN}^4			
32	V _{IN} +OP			SGND
31	V _{IN} -OP			
30	V_{O} OP			
1	FWD	Input	Logic inputs	
2	REV	(H bridge)	The IC is set to one of four modes,	
_	1121	(11 bridge)	forward, reverse, brake, and free	
			running by the combination of high and	
			low values applied to these pins.	FWD REV
				250% 250% 250%
				SGND
16	V _O 1+	Output	Channel 1 to 4 outputs	• • • • • • • • • • • • • • • • • • •
15	V _O 1⁻	(BTL-AMP)		VccP*
13	V _O 2+			
14	V _O 2 ⁻			
9	VO3+			↑ g≱ '*
10	V _O 3⁻			V _{O*}
7	V _O 4+			→ • • • • • • • • • • • • • • • • • • •
8	V _O 4 ⁻			g*
	Ü			
				J
5	VLO-	Output	H bridge (loading) output and loading	VCCP2 VLO+ VLO-
6	VLO+	(H bridge)	output setting	V _{CC} P2 VLO+ VLO-
43	VCONT			
				$1 \times 1 \times$
				PO
				$FR \bigcirc 20k\Omega$ $20k\Omega$
				Z01/25 Z01/25
41	MUTE234	MUTE	BTL amplifier output on/off state	
42	MUTE1		setting.	V _{CC} S O
			High: output on	
			Low: output off	MUTE*○── ♥
			Low. output on	
				\$4 }-w-
				Ğ
				20k G →
				g
				SGND O

Truth Table (Loading (H bridge) block)

FWD	REV	VLO+	VLO-	Loading output
L	L	OFF	OFF	OFF *1
	Н	Н	L	Forward
Н	L	L	Н	Reverse
	Н	L	L	Short-circuit braking *2


^{*1.} The output goes to the high-impedance state.

Relationship Between The MUTE Pins and The Power Supply Systems (VCCP*)




^{*2.} In braking mode, the sink side transistor is turned on (for short-circuit braking). The VLO+ and VLO- pins go to a level that is essentially the ground level.

Internal Block Diagram



Sample Application Circuit



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of April, 2007. Specifications and information herein are subject to change without notice.