## Monolithic Linear IC

## LA6565VR - Five-Channel CD Actuator Driver (BTL: 4 channels, H bridge: 1 channel)

## Overview

The LA6565VR is a four-channel BTL plus one-channel H bridge actuator driver developed for use in CD and DVD drives. The BTL driver channels 1 and 2 include built-in operational amplifiers allowing the LA6565VR to support a wide range of applications.

## Functions and Features

- Five power amplifier channels on a single chip (Bridge connection (BTL): 4 channels, H bridge: 1 channel)
- IO max: 1A
- Built-in level shifters (except for the H bridge channel)
- Muting circuits (output on/off, two systems)
(The muting circuits operate for the BTL amplifiers. They do not apply to the H bridge or regulator circuits.)
- Built-in regulator (Uses an external PNP transistor and is set with an external resistor.)
- Output voltage setting function (loading driver)
- Built-in independent operational amplifiers
- Thermal shutdown circuit


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {CC }}$ max |  | 14 | V |
| Allowable power dissipation | Pd max | Independent IC | 0.55 | W |
|  |  | Mounted on a specified board | 1.70 | W |
| Maximum output current | $\mathrm{I}_{0}$ max | For each of the channel 1 to 4 and H bridge outputs | 1 | A |
| Maximum input voltage | VINB |  | 13 | V |
| MUTE pin voltage | VMUTE |  | 13 | V |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Mounted on a specified board: $76.1 \mathrm{~mm} \times 114.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ glass epoxy
- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

LA6565VR
Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 5.6 to 13 | V |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCCS}=\mathrm{VCCP} 1=\mathrm{VCCP} 2=8 \mathrm{~V}$, $\mathrm{VREF}=2.5 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [Overall] |  |  |  |  |  |  |
| Quiescent current when on | $\mathrm{I}^{\text {cc-ON }}$ | BTL amplifier output on, loading block off *1 |  | 30 | 50 | mA |
| Quiescent current when off | ICC-OFF | All outputs off *1 |  | 10 | 15 | mA |
| Thermal shutdown circuit operating temperature | TSD | *7 | 150 | 175 | 200 | ${ }^{\circ} \mathrm{C}$ |
| [VREF Amplifier] |  |  |  |  |  |  |
| VREF amplifier offset voltage | VREF- OFFSET |  | -10 |  | 10 | mV |
| VREF input voltage range | VREF-IN |  | 1 |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.5}$ | V |
| VREF-OUT output current | I-VREF-OUT |  |  | 1 |  | mA |
| [Operational Amplifier] (Independent) |  |  |  |  |  |  |
| Input voltage range | $\mathrm{V}_{\text {IN }}$ (OP) |  | 0 |  | $\mathrm{V}_{\text {CC }}{ }^{-1.5}$ | V |
| Output current (sink) | SINK (OP) |  | 2 |  |  | mA |
| Output current (source) | SOURCE (OP) |  | 300 | 500 |  | $\mu \mathrm{A}$ |
| Output offset voltage | VOFF (OP) |  | -10 |  | 10 | mV |
| Residual current (sink) | VCE-SINK (OP) | $\mathrm{I}_{\mathrm{O}}($ sink side $)=1 \mathrm{~mA}$ |  |  | 0.6 | V |
| [BTL Amplifier Block] (Channels 1 to 4) |  |  |  |  |  |  |
| Output offset voltage | VOFF | The voltage difference between each channel outputs *2, *3 | -50 |  | 50 | mV |
| Input voltage range | $\mathrm{V}_{\text {IN }}$ | Input voltage range of the input operational amplifiers | 0 |  | $\mathrm{V}_{\mathrm{CC}}-1.5$ | V |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ | ${ }^{\mathrm{O}}=0.5 \mathrm{~A}$, the voltage between $\mathrm{V}_{\mathrm{O}^{+}}$and $\mathrm{V}_{\mathrm{O}^{-}}$ in each channel | 5.7 | 6.2 |  | V |
| Closed circuit voltage gain | VG | The gain from the input to the output with the input amplifier set to OdB *2, *3 | 7.2 | 8 | 9 | times |
| Slew rate | SR | For the independent amplifier. <br> Times 2 when between outputs |  | 0.5 |  | V/us |
| Muting on voltage | VMUTE-ON | The output on voltage, for each mute function | 2.5 |  |  | V |
| Muting off voltage | VMUTE-OFF | The output off voltage, for each mute function |  |  | 0.5 | V |
| [Input Amplifier Block] (Channels 1 and 2) |  |  |  |  |  |  |
| Input voltage range | $\mathrm{V}_{\text {IN }}-\mathrm{OP}$ |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}-1.5$ | V |
| Output current (sink) | SINK-OP |  | 2 |  |  | mA |
| Output current (source) | SOURCE-OP | *5 | 300 | 500 |  | $\mu \mathrm{A}$ |
| Output offset voltage | VOFF-OP |  | -10 |  | 10 | mV |
| [Loading Block] (Channel 5, H bridge circuit) |  |  |  |  |  |  |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ LOAD | For forward/reverse operation, $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}$, VCONT = $\mathrm{V}_{\mathrm{CC}}$ * | 5.7 | 6.5 |  | V |
| Braking output saturation voltage | $\mathrm{V}_{\text {CE }}$-BREAK | The output voltage during braking *6 |  |  | 0.3 | V |
| Low-level input voltage | $\mathrm{V}_{\text {IN }}$-L |  |  |  | 1 | V |
| High-level input voltage | $\mathrm{V}_{\text {IN }}-\mathrm{H}$ |  | 2 |  |  | V |

*1: The total current dissipation for VCCP1, VCCP2, and VCCS with no load.
*2: The input amplifier is a buffer amplifier.
*3: The voltage difference between the two sides of the load (12ת).
*4: When the MUTE pin is high, the output will be on, and when low, the output will be off (high-impedance state).
*5: The input operational amplifier source is constant current. Since the $11 \mathrm{k} \Omega$ resistor between this and the next stage functions as the load, the input operational amplifier gain must be set carefully.
*6: The braking operation is a short (to ground) braking operation. The sink side output is on at this time.
*7: Design guarantee.
Continued on next page.

LA6565VR
Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [Power Supply Block] (Uses an external 2SB632K PNP transistor) |  |  |  |  |  |  |
| Power supply output | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | 1.260 | 1.285 | 1.310 | V |
| REG-IN sink current | REG-IN-SINK | External PNP transistor base current | 5 | 10 |  | mA |
| Line regulation | $\triangle \mathrm{VOLN}$ | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 12 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ |  | 10 | 100 | mV |
| Load regulation | $\triangle \mathrm{VOLD}$ | $5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 200 \mathrm{~mA}$ |  | 10 | 100 | mV |

## Package Dimensions

unit: mm (typ)
3344



LA6565VR
Pin Functions

| Pin No. | Pin Name | Description |
| :---: | :---: | :---: |
| 1 | FWD | LOADING output changeover pin (FWD), LOADING logic input |
| 2 | REV | LOADING output changeover pin (REV), LOADING logic input |
| 3 | $\mathrm{V}_{\mathrm{CC}}{ }^{2}$ | LOADING power-stage power supply for channel 3 and 4 |
| 4 | NC | - |
| 5 | VLO- | Loading output (-) |
| 6 | VLO+ | Loading output (+) |
| 7 | $\mathrm{V}_{\mathrm{O}^{+}}{ }^{+}$ | Output pin (+) for channel 4 |
| 8 | $\mathrm{V}_{0} 4^{-}$ | Output pin (-) for channel 4 |
| 9 | $\mathrm{V}_{\mathrm{O}^{+}}$ | Output pin (+) for channel 3 |
| 10 | $\mathrm{V}_{\mathrm{O}^{-}}$ | Output pin (-) for channel 3 |
| 11 | PGND2 | Power system GND |
| 12 | PGND1 | Power system GND |
| 13 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Output pin (+) for channel 2 |
| 14 | $\mathrm{V}_{\mathrm{O}}{ }^{-}$ | Output pin (-) for channel 2 |
| 15 | $\mathrm{V}_{\mathrm{O}^{-}}$ | Output pin (+) for channel 1 |
| 16 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Output pin (-) for channel 1 |
| 17 | NC | - |
| 18 | $\mathrm{V}_{\mathrm{CC}} \mathrm{P}$ | Power-stage power supply for channel 1 and 2 |
| 19 | $\mathrm{V}_{\mathrm{CC}} \mathrm{S}$ | Signal system power supply |
| 20 | $\mathrm{V}_{\mathrm{IN} 1^{+}}$ | Input pin for channel 1, Input OP-AMP (+) input |
| 21 | $\mathrm{V}_{\mathrm{IN} 1^{-}}$ | Input pin for channel 1, Input OP-AMP (-) input |
| 22 | $\mathrm{V}_{1 \mathrm{~N}^{1}}$ | Input pin for channel 1, Input OP-AMP output |
| 23 | NC | - |
| 24 | $\mathrm{V}_{\mathrm{IN}} 2^{+}$ | Input pin for channel 2, Input OP-AMP (+) input |
| 25 | $\mathrm{V}_{1 \mathrm{~N}^{2}}{ }^{-}$ | Input pin for channel 2, Input OP-AMP (-) input |
| 26 | $\mathrm{V}_{1 \mathrm{~N}^{2}}$ | Input pin for channel 2, Input OP-AMP output |
| 27 | NC | - |
| 28 | $\mathrm{V}_{1 \mathrm{IN}^{3-}}$ | Input pin for channel 3, Input OP-AMP (-) input |
| 29 | $V_{\text {IN }}{ }^{3}$ | Input pin for channel 3, Input OP-AMP output |
| 30 | $\mathrm{V}_{\mathrm{O}} \mathrm{OP}$ | OP-AMP, output pin |
| 31 | $\mathrm{V}_{1 N^{-O P}}$ | OP-AMP, (-) input pin |
| 32 | $\mathrm{V}_{\text {IN }}{ }^{+} \mathrm{OP}$ | OP-AMP, (+) input pin |
| 33 | REG_IN | Regulator, error AMP output pin. Base to external PNP transistor connected |
| 34 | NC | - |
| 35 | REG_OUT | Regulator, error AMP input pin (+) |
| 36 | VREF_OUT | VREF_AMP (voltage follower) output pin |
| 37 | VREF_IN | VREF input pin. Input the external reference voltage |
| 38 | $\mathrm{V}_{1 \mathrm{~N}^{4}}$ | Input pin for channel 4, Input OP-AMP output |
| 39 | NC | - |
| 40 | $\mathrm{V}_{\text {IN }}{ }^{-}$ | Input pin for channel 4, Input OP-AMP (-) input |
| 41 | MUTE234 | Output ON/OFF pin for channel 2, 3 and 4 |
| 42 | MUTE1 | Output ON/OFF pin for channel 1 |
| 43 | VCONT | LOADING output (H voltage) setting pin |
| 44 | S_GND | Signal system GND |

LA6565VR
Pin Description

| Pin No. | Pin Name | Pin Name | Description | Equivalent Circuit Diagram Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 20 \\ & 21 \\ & 22 \\ & 24 \\ & 25 \\ & 26 \\ & 28 \\ & 29 \\ & 38 \\ & 40 \\ & 32 \\ & 31 \\ & 30 \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}} \mathrm{1}^{+}$ <br> $\mathrm{V}_{\mathrm{IN}} \mathrm{1}^{-}$ <br> $V_{I N}{ }^{1}$ <br> $\mathrm{V}_{\mathrm{IN}}{ }^{2+}$ <br> $\mathrm{V}_{\mathrm{IN}} 2^{-}$ <br> $V_{I N}{ }^{2}$ <br> $\mathrm{V}_{1 \mathrm{~N}^{3}}{ }^{-}$ <br> $V_{I N}{ }^{3}$ <br> $\mathrm{V}_{1 \mathrm{~N}^{4}}{ }^{-}$ <br> $V_{\text {IN }} 4$ <br> $\mathrm{V}_{1 \mathrm{~N}}{ }^{+} \mathrm{OP}$ <br> $\mathrm{V}_{\mathrm{IN}}{ }^{-\mathrm{OP}}$ <br> $\mathrm{V}_{\mathrm{O}}$ OP | $\begin{gathered} \text { Input } \\ \text { (CH1 to 4) } \end{gathered}$ | Inputs (channels 1 to 4 and the independent operational amplifier) |  |
| $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { FWD } \\ & \text { REV } \end{aligned}$ | $\begin{gathered} \text { Input } \\ \text { (H bridge) } \end{gathered}$ | Logic inputs <br> The IC is set to one of four modes, forward, reverse, brake, and free running by the combination of high and low values applied to these pins. |  |
| $\begin{gathered} \hline 16 \\ 15 \\ 13 \\ 14 \\ 9 \\ 10 \\ 7 \\ 8 \end{gathered}$ | $\mathrm{V}_{\mathrm{O}} 1^{+}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{-}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{+}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{-}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{+}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{-}$ <br> $\mathrm{V}_{\mathrm{O}} 4^{+}$ <br> $\mathrm{V}_{\mathrm{O}} 4^{-}$ | Output (BTL-AMP) | Channel 1 to 4 outputs |  |
| $\begin{gathered} 5 \\ 6 \\ 43 \end{gathered}$ | $\begin{gathered} \text { VLO}^{-} \\ \text {VLO}^{+} \\ \text {VCONT } \end{gathered}$ | Output <br> (H bridge) | H bridge (loading) output and loading output setting |  |
| $\begin{aligned} & 41 \\ & 42 \end{aligned}$ | MUTE234 <br> MUTE1 | MUTE | BTL amplifier output on/off state setting. <br> High: output on <br> Low: output off |  |

Truth Table (Loading (H bridge) block)

| FWD | REV | VLO+ | VLO- | Loading output |
| :---: | :---: | :---: | :---: | :---: |
| L | L | OFF | OFF | OFF *1 |
|  | H | H | L | Forward |
| H H | L | L | H | Reverse |
|  | H | L | L | Short-circuit braking *2 |

*1. The output goes to the high-impedance state.
*2. In braking mode, the sink side transistor is turned on (for short-circuit braking).
The VLO+ and VLO- pins go to a level that is essentially the ground level.

## Relationship Between The MUTE Pins and The Power Supply Systems (VCCP*)



## Internal Block Diagram



## Sample Application Circuit



■ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
■ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.

- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of April, 2007. Specifications and information herein are subject to change without notice.

