

#### **General Description**

The MAX7323 2-wire serial-interfaced peripheral features eight I/O ports. Four ports are push-pull outputs and the other four are open-drain I/O ports, independent of supply voltage.

The four I/O ports configured as inputs are continuously monitored for state changes (transition detection). State changes are indicated by the open-drain INT output. The interrupt is latched, allowing detection of transient changes. When the MAX7323 is subsequently accessed through the serial interface, any pending interrupt is cleared.

The four push-pull and four open-drain outputs are rated to sink 20mA and are capable of driving LEDs.

The RST input clears the serial interface, terminating any I<sup>2</sup>C communication to or from the MAX7323.

The MAX7323 uses two address inputs with four-level logic to allow 16 I<sup>2</sup>C slave addresses. The slave address also determines the power-up logic state for the I/O ports, and enables or disables internal  $40k\Omega$ pullups for the input ports in groups of two ports.


The MAX7323 is one device in a family of pin-compatible port expanders with a choice of input ports, open-drain I/O ports, and push-pull output ports (see Table 1).

The MAX7323 is available in 16-pin QSOP and 16-pin TQFN packages, and is specified over the automotive temperature range (-40°C to +125°C).

### **Applications**

Cell Phones	Notebooks
SAN/NAS	RAID
Servers	Automotive

### **Typical Application Circuit**



#### **Features**

- ♦ 400kHz I2C Serial Interface
- ♦ +1.71V to +5.5V Operating Voltage
- ♦ 4 Push-Pull Output Ports Rated at 20mA Sink Current
- ♦ 4 Open-Drain I/O Ports Rated to 20mA Sink Current
- ♦ 4 I/O Ports Are Overvoltage Protected to +6V
- **♦** Transient Changes Are Latched, Allowing Detection **Between Read Operations**
- **♦ INT Output Alerts Change on Inputs**
- ♦ AD0 and AD2 Inputs Select from 16 Slave **Addresses**
- ♦ Low 0.6µA (typ) Standby Current
- ♦ -40°C to +125°C Operating Temperature Range

#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK	PKG CODE
MAX7323AEE+	-40°C to +125°C	16 QSOP	_	E16-4
MAX7323ATE+	-40°C to +125°C	16 TQFN-EP* 3mm x 3mm	ADE	T1633-4

<sup>+</sup>Denotes a lead-free package.

#### **Selector Guide**

PART	INPUTS	INTERRUPT MASK	OPEN- DRAIN OUTPUTS	PUSH-PULL OUTPUTS		
MAX7319	8	Yes	_			
MAX7320			_	8		
MAX7321	Up to 8	_	Up to 8	ı		
MAX7322	4	Yes	_	4		
MAX7323	Up to 4	_	Up to 4	4		
MAX7328	Up to 8	_	Up to 8	_		
MAX7329	Up to 8	_	Up to 8	_		

Pin Configurations and Functional Diagram appear at end of data sheet.

MIXIM

Maxim Integrated Products 1

<sup>\*</sup>EP = Exposed paddle.

#### **ABSOLUTE MAXIMUM RATINGS**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V+ = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V+ = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Operating Supply Voltage	V+		1.71		5.50	V		
Power-On Reset Voltage	VPOR	V+ falling			1.6	V		
Standby Current (Interface Idle)	ISTB	SCL and SDA and other digital inputs at V+		0.6	1.5	μΑ		
Supply Current (Interface Running)	l+	f <sub>SCL</sub> = 400kHz; other digital inputs at V+		23	55	μΑ		
Input High Voltage		V+ ≤ 1.8V	0.8 x V+					
SDA, SCL, AD0, AD2, RST, P2-P5	VIH	V+ ≥ 1.8	0.7 x V+			V		
Input Low Voltage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V+ ≤ 1.8V			0.2 x V+	V		
SDA, SCL, AD0, AD2, RST, P2-P5	VIL	V+ ≥ 1.8V			0.3 x V+	V		
Input Leakage Current SDA, SCL, ADO, AD2, RST, P2-P5	I <sub>IH</sub> , I <sub>IL</sub>	SDA, SCL, AD0, AD2, RST, P2-P5 at V+ or GND, internal pullup disabled	-0.2		+0.2	μΑ		
Input Capacitance SDA, SCL, AD0, AD2, RST, P2-P5				10		pF		
		$V + = +1.71V$ , $I_{SINK} = 5mA$		105	180			
Output Low Voltage	.,	$V + = +2.5V$ , $I_{SINK} = 10mA$		131 240				
O0, O1, O6, O7, P2–P5	V <sub>OL</sub>	$V+ = +3.3V$ , $I_{SINK} = 15mA$		154	290	mV		
		$V+ = +5V$ , $I_{SINK} = 20mA$	g d SDA and other digital inputs at V+ 0.6  cookHz; other digital inputs at V+ 23  cook d SDA and other d SDA and other digital inputs at V+ 23  cook d SDA and other d SDA and other digital inputs at V+ 23  cook d SDA and other d SDA	160	310			
		$V+ = +1.71V$ , $I_{SOURCE} = 2mA$	V+ - 250	V+ - 3	30			
Output High Voltage	Vou	V+ = +2.5V, ISOURCE = 5mA	V+ - 360	V+ - 7	<b>'</b> 0	mV		
O0, O1, O6, O7	VoH	V+ = +3.3V, ISOURCE = 5mA	V+ - 260	V+ - 10	00	IIIV		
		V+ = +5V, ISOURCE = 10mA	V+ - 350	V+ - 120				
Output Low Voltage SDA	Volsda	I <sub>SINK</sub> = 6mA			250	mV		
Output Low Voltage INT	Volint	I <sub>SINK</sub> = 5mA		130	250	mV		
Port Input Pullup Resistor	R <sub>PU</sub>		25	40	55	kΩ		

#### PORT AND INTERRUPT INT TIMING CHARACTERISTICS

 $(V+ = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V+ = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Port Output Data Valid	tppv	C <sub>L</sub> ≤ 100pF			4	μs
Port Input Setup Time	tpsu	C <sub>L</sub> ≤ 100pF	0			μs
Port Input Hold Time	tрн	C <sub>L</sub> ≤ 100pF	4			μs
INT Input Data Valid Time	tıv	C <sub>L</sub> ≤ 100pF			4	μs
INT Reset Delay Time from STOP	tıp	C <sub>L</sub> ≤ 100pF			4	μs
INT Reset Delay Time from Acknowledge	t <sub>IR</sub>	C <sub>L</sub> ≤ 100pF			4	μs

#### TIMING CHARACTERISTICS


 $(V+ = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V+ = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial-Clock Frequency	fscl				400	kHz
Bus Free Time Between a STOP and a START Condition	tBUF		1.3			μs
Hold Time (Repeated) START Condition	tHD, STA		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 2)			0.9	μs
Data Setup Time	tsu, dat		100			ns
SCL Clock Low Period	t <sub>LOW</sub>		1.3			μs
SCL Clock High Period	tHIGH		0.7			μs
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	t <sub>F</sub>	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of SDA, Transmitting	t <sub>F,TX</sub>	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	250	ns
Pulse Width of Spike Suppressed	tsp	(Note 5)		50		ns
Capacitive Load for Each Bus Line	C <sub>b</sub>	(Note 3)			400	рF
RST Pulse Width	tw		500	•	•	ns
RST Rising to START Condition Setup Time	t <del>rst</del>		1			μs


- **Note 1:** All parameters tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
- Note 3: Guaranteed by design.
- Note 4: C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V+ and 0.7 x V+ with I<sub>SINK</sub> ≤ 6mA.
- Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.


#### **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 











#### **Pin Description**

P	IN	NAME	FUNCTION
QSOP	TQFN	INAIVIE	FUNCTION
1, 3	15, 1	AD0, AD2	Address Inputs. Select device slave address with AD0 and AD2. Connect AD0 and AD2 to either GND, V+, SCL, or SDA to give four logic combinations (see Table 3).
2	16	RST	Reset Input, Active Low. Drive RST low to clear the 2-wire interface.
4, 5, 11, 12	4, 5, 11, 12 2, 3, 9, 10		Output Ports. O0, O1, O6, and O7 are push-pull outputs.
6, 7, 9, 10	4, 5, 7, 8	P2-P5	I/O Ports. P2 to P5 are open-drain I/Os rated to +6V, 20mA.
8	6	GND	Ground
13	11	ĪNT	Interrupt Output. INT is an open-drain output.
14	12	SCL	I <sup>2</sup> C-Compatible Serial Clock Input
15	13	SDA	I <sup>2</sup> C-Compatible Serial Data I/O
16	14	V+	Positive Supply Voltage. Bypass V+ to GND with a ceramic capacitor of at least 0.047µF as close to the device as possible.
_	EP	EP	Exposed Pad. Connect exposed pad to GND.

#### **Detailed Description**

#### **MAX7319-MAX7329 Family Comparison**

The MAX7319–MAX7323 family consists of five pincompatible, eight-port expanders. Each version is optimized for different applications. The MAX7328 and MAX7329 are industry-standard parts.

The MAX7324–MAX7327 family consists of four pincompatible, 16-port expanders that integrate the functions of the MAX7320 and one of either the MAX7319, MAX7321, MAX7322, or MAX7323.

#### **Functional Overview**

The MAX7323 is a general-purpose port expander, operating from a +1.71V to +5.5V supply, that provides four push-pull output ports with 20mA sink, 10mA source drive capability, and four open-drain I/O ports with a 20mA sink capability. The four open-drain outputs are overvoltage protected to +6V independent of supply voltage.

The MAX7323 is set to one of 16 I<sup>2</sup>C slave addresses (0x60 to 0x6F) using the address select inputs AD0 and AD2, and is accessed over an I<sup>2</sup>C serial interface up to 400kHz. The RST input clears the serial interface in case of a bus lockup, terminating any serial transaction to or from the MAX7323.

Table 1. MAX7319–MAX7329 Family Comparison

PART	I <sup>2</sup> C SLAVE ADDRESS	INPUTS	INPUT INTERRUPT MASK	OPEN- DRAIN OUTPUTS	PUSH- PULL OUTPUTS	APPLICATION
8-PORT EX	PANDERS					
MAX7319	110xxxx	8	Yes	I	_	Input-only versions: 8 input ports with programmable latching transition detection interrupt and selectable pullups.  Offers maximum versatility for automatic input monitoring. An interrupt mask selects which inputs cause an interrupt on transitions, and transition flags identify which inputs have changed (even momentarily) since the ports were last read.
MAX7320	101xxxx	_	_	_	8	Output-only versions: 8 push-pull outputs with selectable power-up default levels.  Push-pull outputs offer faster rise time than opendrain outputs, and require no pullup resistors.
MAX7321	110xxxx	Up to 8	_	Up to 8	_	I/O versions: 8 open-drain I/O ports with latching transition detection interrupt and selectable pullups.  Open-drain outputs can level shift the logic-high state to a higher or lower voltage than V+ using external pullup resistors. Any port can be used as an input by setting the open-drain output to logic-high. Transition flags identify which inputs have changed (even momentarily) since the ports were last read.
MAX7322	110xxxx	4	Yes	_	4	4 input-only, 4 output-only versions: 4 input ports with programmable latching transition detection interrupt and selectable pullups; 4 push-pull outputs with selectable power-up default levels.

Table 1. MAX7319–MAX7329 Family Comparison (continued)

PART	I <sup>2</sup> C SLAVE ADDRESS	INPUTS	INPUT INTERRUPT MASK	OPEN- DRAIN OUTPUTS	PUSH- PULL OUTPUTS	APPLICATION
MAX7323	110xxxx	Up to 4	I	Up to 4	4	4 I/O, 4 output-only versions: 4 open-drain I/O ports with latching transition detection interrupt and selectable pullups. 4 push-pull outputs with selectable power-up default levels.
MAX7328 MAX7329	0100xxx 0111xxx	Up to 8	l	Up to 8	_	8 open-drain I/O ports with nonlatching transition detection interrupt and pullups on all ports.  All ports power up as inputs (or logic-high outputs).  Any port can be used as an input by setting the open-drain output to logic-high.
16-PORT E	XPANDERS					
MAX7324		8	Yes	_	8	Software equivalent to a MAX7320 plus a MAX7319.
MAX7325	101xxxx and	Up to 8		Up to 8	8	Software equivalent to a MAX7320 plus a MAX7321.
MAX7326	110xxxx	4	Yes		12	Software equivalent to a MAX7320 plus a MAX7322.
MAX7327		Up to 4	_	Up to 4	12	Software equivalent to a MAX7320 plus a MAX7323.

Any of the four open-drain ports can be configured as a logic input by setting the port output logic-high (logic-high for an open-drain output is high impedance). When the MAX7323 is read through the serial interface, the actual logic levels at the ports are read back.

The four ports offer latching transition detection functionality. All input ports are continuously monitored for changes. An input change sets 1 of 4 flag bits that identify changed input(s). All flags are cleared upon a subsequent read or write transaction to the MAX7323.

A latching interrupt output,  $\overline{\text{INT}}$ , automatically flags data changes on any of the I/O ports used as inputs. The interrupt output  $\overline{\text{INT}}$ , and all transition flags are deasserted when the MAX7323 is next accessed through the serial interface.

Internal pullup resistors to V+ are selected by the address select inputs, AD0 and AD2. Pullups are enabled on the input ports in groups of two (see Table 3).

Use the slave address selection to ensure that I/O ports used as inputs are logic-high on power-up. I/O ports with internal pullups enabled default to a logic-high output state. I/O ports with internal pullups disabled default to a logic-low output state. Output port power-up logic states are selected by the address select inputs ADO and AD2. Ports default to logic-high or logic-low on power-up in groups of two (see Table 3).

#### **Initial Power-Up**

 $\overline{\text{INT}}$  is deasserted. The interrupt mask register is set to 0x3C, enabling the interrupt output for transitions on all four input ports. The transition flags are cleared to indicate no data changes. The power-up default state of the four push-pull outputs is set according to the I²C slave address selection inputs, AD0 and AD2 (see Table 3).

#### **Power-On Reset**

The MAX7323 contains an integral power-on-reset (POR) circuit that ensures all registers are reset to a known state on power-up. When V+ rises above VPOR (1.6V max), the POR circuit releases the registers and 2-wire interface for normal operation. When V+ drops to less than VPOR, the MAX7323 resets all ports to the POR defaults (see Table 3).

#### RST Input

The active-low  $\overline{RST}$  input operates as a reset that voids any current I<sup>2</sup>C transaction involving the MAX7323, forcing the MAX7323 into the I<sup>2</sup>C STOP condition. The reset action does not clear the interrupt output ( $\overline{INT}$ ).

#### **Standby Mode**

When the serial interface is idle, the MAX7323 automatically enters standby mode, drawing minimal supply current.

Table 2. Read and Write Access to Eight-Port Expander Family

PART	I <sup>2</sup> C SLAVE ADDRESS	INPUTS	INTERRUPT MASK	OPEN- DRAIN OUTPUTS	PUSH- PULL OUTPUTS	I <sup>2</sup> C DATA WRITE	I <sup>2</sup> C DATA READ
MAX7319	110xxxx	8	Yes		_	<i7-i0 interrupt<br="">mask&gt;</i7-i0>	<17-10 port inputs> <17-10 transition flags>
MAX7320	101xxxx	_		_	8	<07–00 port outputs>	<07-00 port inputs>
MAX7321	110xxxx	Up to 8	_	Up to 8	_	<p7–p0 port<br="">outputs&gt;</p7–p0>	<p7-p0 inputs="" port=""> <p7-p0 flags="" transition=""></p7-p0></p7-p0>
MAX7322	110xxxx	4	Yes	_	4	<07, 06 outputs, I5–I2 interrupt mask, 01, 00 outputs>	<07, 06, I5–I2, O1, O0 port inputs> <0, 0, I5–I2 transition flags, 0, 0>
MAX7323	110xxxx	Up to 4	1	Up to 4	4	<port outputs=""></port>	<07, 06, P5–P2, 01, 00 port inputs> <0, 0, P5–P2 transition flags, 0, 0>
MAX7328	0100xxx	Up to 8		Up to 8	_	<p7–p0 port<br="">outputs&gt;</p7–p0>	<p7-p0 inputs="" port=""></p7-p0>
MAX7329	0111xxx	Up to 8	_	Up to 8	_	<p7–p0 port<br="">outputs&gt;</p7–p0>	<p7–p0 inputs="" port=""></p7–p0>

#### **Slave Address and Input Pullup Selection**

Address inputs AD0 and AD2 determine the MAX7323 slave address, select which inputs have pullup resistors, and set the default logic state on outputs. Pullups are enabled on the input ports in groups of two (see Table 3). The MAX7319, MAX7321, MAX7322, and MAX7323 use a different range of slave addresses (110xxxx) than the MAX7320 (101xxxx).

The MAX7323 slave address is determined on each I<sup>2</sup>C transmission, regardless of whether the transmission is actually addressing the MAX7323. The MAX7323 distinguishes whether address inputs AD2 and AD0 are connected to SDA or SCL instead of fixed logic levels V+ or GND during this transmission. Therefore, the MAX7323 slave address can be configured dynamically in the application without cycling the device supply.

On initial power-up, the MAX7323 cannot decode address inputs AD2 and AD0 fully until the first I<sup>2</sup>C transmission. AD0 and AD2 initially appear to be connected to V+ or GND. This is important because the address selection determines the power-up default states of the output ports and I/O port initial logic state, and whether pullups are enabled. However, at power-up, the I<sup>2</sup>C SDA and SCL bus interface lines are high impedance at the pins of every device (master or slave)

connected to the bus, including the MAX7323. This is guaranteed as part of the I<sup>2</sup>C specification. Therefore, address inputs AD2 and AD0 that are connected to SDA or SCL normally appear at power-up to be connected to V+. The pullup selection logic uses AD0 to select whether pullups are enabled for ports P2 and P3, and to set the initial logic state for O0 and O1. AD2 selects whether pullups are enabled for ports P4 and P5 and sets the initial logic state for O6 and O7. The rule is that a logic-high, SDA, or SCL connection selects the pullups and sets the default logic state to high. A logic-low deselects the pullups and sets the default logic state low (see Table 3). The port configuration is correct on power-up for a standard I<sup>2</sup>C configuration, where SDA or SCL are pulled up to V+ by the external I<sup>2</sup>C pullup resistors.

There are circumstances where the assumption that SDA = SCL = V+ on power-up is not true—for example, in applications in which there is legitimate bus activity during power-up. Also, if SDA and SCL are terminated with pullup resistors to a different supply voltage than the MAX7323's supply voltage, and if that pullup supply rises later than the MAX7323's supply, then SDA or SCL may appear at power-up to be connected to GND. In such applications, use the four address combinations that are selected by connecting address inputs

Table 3. MAX7323 Address Map

	IN ECTION		DI	EVICI	E AD	DRES	SS		OUTPUTS POWER-UP DEFAULT						40kΩ INPUT PULLUPS ENABLED								
AD2	AD0	<b>A6</b>	<b>A</b> 5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	07	06	P5	P4	Р3	P2	01	00	07 06	P5	P4	Р3	P2	01	00
SCL	GND	1	1	0	0	0	0	0	1	1	1	1	0	0	0	0	,	Υ	Υ	_	_		
SCL	V+	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1		Υ	Υ	Υ	Υ		
SCL	SCL	1	1	0	0	0	1	0	1	1	1	1	1	1	1	1	uts.	Υ	Υ	Υ	Υ	٤	
SCL	SDA	1	1	0	0	0	1	1	1	1	1	1	1	1	1	1	utbı	Υ	Υ	Υ	Υ	<u> </u>	n L
SDA	GND	1	1	0	0	1	0	0	1	1	1	1	0	0	0	0	push-pull outputs	Υ	Υ	_	_	chichic for any formal	5
SDA	V+	1	1	0	0	1	0	1	1	1	1	1	1	1	1	1	J-h	Υ	Υ	Υ	Υ	2	7
SDA	SCL	1	1	0	0	1	1	0	1	1	1	1	1	1	1	1	Isno	Υ	Υ	Υ	Υ	2	is no
SDA	SDA	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	for p	Υ	Υ	Υ	Υ	2	5
GND	GND	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	are not enabled for	_	_	_	_	7	מַ
GND	V+	1	1	0	1	0	0	1	0	0	0	0	1	1	1	1	nab	_	_	Υ	Υ	9	a D
GND	SCL	1	1	0	1	0	1	0	0	0	0	0	1	1	1	1	ot er	_	_	Υ	Υ	7	ם ז
GND	SDA	1	1	0	1	0	1	1	0	0	0	0	1	1	1	1	e DC	_	_	Υ	Υ		≟ ט
V+	GND	1	1	0	1	1	0	0	1	1	1	1	0	0	0	0	sar	Υ	Υ	_	_	à	ช
V+	V+	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1	Pullups	Υ	Υ	Υ	Υ	2	n D
V+	SCL	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	Pu	Υ	Υ	Υ	Υ	٥	<u> </u>
V+	SDA	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1		Υ	Υ	Υ	Υ		

AD2 and AD0 to V+ or GND (shown in **bold** in Table 3). These selections are guaranteed to be correct at power-up, independent of SDA and SCL behavior. If one of the other 12 address combinations is used, an unexpected combination of pullups might be asserted until the first I<sup>2</sup>C transmission (to any device, not necessarily the MAX7323) is put on the bus.

#### I/O Port Inputs

I/O port inputs switch at the CMOS logic levels as determined by the expander's supply voltage, and are overvoltage tolerant to +6V, independent of the expander's supply voltage.

#### I/O Port Input Transition Detection

All four I/O ports configured as inputs are monitored for changes since the expander was last accessed through the serial interface. The state of the I/O ports is stored in an internal "snapshot" register for transition monitoring. The snapshot is continuously compared with the actual input conditions, and if a change is detected for any port input, INT is asserted to signal a state change. An internal transition flag is set for that port. The input ports are sampled (internally latched into the snapshot register) and the old transition flags cleared during the I<sup>2</sup>C acknowledge of every MAX7323 read and write access. The previous port transition

flags are read through the serial interface as the second byte of a 2-byte read sequence.

A long read sequence (more than 2 bytes) can be used to poll the expander continuously without the overhead of resending the slave address. If more than 2 bytes are read from the expander, the expander repeatedly returns the input port data, alternating with the transition flags. The inputs are repeatedly resampled and the transition flags repeatedly reset for each pair of bytes read. All changes that occur during a long read sequence are detected and reported.

The  $\overline{\text{INT}}$  output is not reasserted during a read sequence to avoid recursive reentry into an interrupt service routine. Instead, if a data change occurs that would normally cause the  $\overline{\text{INT}}$  output to be set, the  $\overline{\text{INT}}$  assertion is delayed until the STOP condition.  $\overline{\text{INT}}$  is not reasserted upon a STOP condition if the changed input data is read before the STOP occurs. The  $\overline{\text{INT}}$  logic ensures that unnecessary interrupts are not asserted, yet data changes are detected and reported no matter when the change occurs.

#### **Port Outputs**

Write 1 byte to the MAX7323 to set the output port levels for the four push-pull outputs, and the four opendrain I/O ports simultaneously.




Figure 1. 2-Wire Serial Interface Timing Details

### Serial Interface Serial Addressing

The MAX7323 operates as a slave that sends and receives data through an I<sup>2</sup>C interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). The master initiates all data transfers to and from the MAX7323 and generates the SCL clock that synchronizes the data transfer (Figure 1).

SDA operates as both an input and an open-drain output. A pullup resistor, typically 4.7k $\Omega$ , is required on SDA. SCL operates only as an input. A pullup resistor, typically 4.7k $\Omega$ , is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition sent by a master, followed by the MAX7323's 7-bit slave address plus  $R\overline{W}$  bit, 1 or more data bytes, and finally a STOP condition (Figure 2).

#### START and STOP Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, the master issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 2).

#### Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 3).




Figure 2. START and STOP Conditions

#### Acknowledge

The acknowledge bit is a clocked 9th bit the recipient uses to acknowledge receipt of each byte of data (Figure 4). Each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7323, the device generates the acknowledge bit because the MAX7323 is the recipient. When the MAX7323 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

#### Slave Address

The MAX7323 has a 7-bit-long slave address (Figure 5). The 8th bit following the 7-bit slave address is the R/W bit. It is low for a write command, and high for a read command.

The first (A6), second (A5), and third (A4) bits of the MAX7323 slave address are always 1, 1, and 0. Connect AD2 and AD0 to GND, V+, SDA, or SCL to select slave address bits A3, A2, A1, and A0. The MAX7323 has 16 possible slave addresses (Table 3), allowing up to 16 MAX7323 devices on an I<sup>2</sup>C bus.

#### Accessing the MAX7323

The MAX7323 is accessed through an I<sup>2</sup>C interface. The transition flags are cleared, and INT is deasserted each time the device acknowledges the I<sup>2</sup>C slave address.

A **single-byte read** from the MAX7323 returns the status of the four I/O ports and the four output ports (read back as inputs).

A **2-byte read** returns first the status of the four I/O ports and the four output ports (as for a single-byte read), followed by the four transition flags for the four I/O ports.

A **multibyte read** (more than 2 bytes before the I<sup>2</sup>C STOP bit) repeatedly returns the port data, alternating with the transition flags. As the input data is resampled for each transmission, and the transition flags are reset each time, a multibyte read continuously returns the current data and identifies any changing I/O ports.

If a port data change occurs during the read sequence, INT is reasserted after the I<sup>2</sup>C STOP bit. The MAX7323 does not generate another interrupt during a single-byte or multibyte read.

Port data is sampled during the preceding I<sup>2</sup>C acknowledge bit (the acknowledge bit for the I<sup>2</sup>C slave address in the case of a single-byte or 2-byte read).

A **single-byte write** to the MAX7323 sets the logic state of the four I/O ports and the 4-bit interrupt mask register, and clears both the internal transition flags and the INT output when the master acknowledges the slave address byte.

A **multibyte write** to the MAX7323 sets the logic state of the four I/O ports and the interrupt mask register repeatedly.

#### Reading from the MAX7323

A read from the MAX7323 starts with the master transmitting the MAX7323's slave address with the R/W bit set high. The MAX7323 acknowledges the slave address, and samples the ports during the acknowledge bit. INT deasserts during the slave address acknowledge.

Typically, the master reads 1 or 2 bytes from the MAX7323, each byte being acknowledged by the master upon reception, with the exception of the last byte.

When the master reads 1 byte from the MAX7323 it subsequently issues a STOP condition (Figure 6).




Figure 3. Bit Transfer




Figure 4. Acknowledge

The MAX7323 transmits the current port data, clears the change flags, and resets the transition detection. 

INT deasserts during the slave acknowledge. The new snapshot data is the current input port data transmitted to the master, so any input port changes that occur during the transmission are detected. 

INT remains high until the STOP condition.

The master can read 2 bytes from the MAX7323 and then issues a STOP condition (Figure 7). In this case, the MAX7323 transmits the current port data, followed by the change flags. The change flags are cleared, and transition detection restarted. INT goes high (high impedance if an external pullup resistor is not fitted) during the slave acknowledge. The new snapshot data is the current port data transmitted to the master, so any port changes occurring during the transmission are detected. INT remains high until the STOP condition.




Figure 5. Slave Address




Figure 6. Reading the MAX7323 (1 Data Byte)




Figure 7. Reading the MAX7323 (2 Data Bytes)




Figure 8. Writing to the MAX7323

#### Writing to the MAX7323

A write to the MAX7323 starts with the master transmitting the MAX7323's slave address with the  $R/\overline{W}$  bit set low. The MAX7323 acknowledges the slave address, and samples the input ports during acknowledge.  $\overline{INT}$  goes high (high impedance if an external pullup resistor is not fitted) during the slave acknowledge. The master can now transmit 1 or more bytes of data. The MAX7323 acknowledges these subsequent bytes of data and updates the interrupt mask register with each new byte until the master issues a STOP condition (Figure 8).

#### **Applications Information**

#### Port Input and I<sup>2</sup>C Interface Level Translation from Higher or Lower Logic Voltages

The MAX7323's SDA, SCL, AD0, AD1, RST, INT, and P2–P5 are overvoltage protected to +6V independent of V+. This allows the MAX7323 to operate from a lower supply voltage, such as +3.3V, while the I<sup>2</sup>C interface and/or some of the four I/O ports are driven from a higher logic level, such as +5V.

The MAX7323 can operate from a higher supply voltage, such as +3V, while the I<sup>2</sup>C interface and/or some of the four I/O ports P2–P5 are driven from a lower logic level, such as +2.5V. Apply a minimum voltage of 0.7 x V+ to assert a logic-high on any input. For example, a MAX7323 operating from a +5V supply may not recognize a +3.3V nominal logic-high. One solution for input-level translation is to drive the MAX7323 inputs from open-drain outputs. Use a pullup resistor to V+ or a

higher supply to ensure a high logic voltage greater than  $0.7 \times V+$ .


#### **Port-Output Port-Level Translation**

The open-drain output architecture allows for level translation to higher or lower voltages than the MAX7323's supply. Use an external pullup resistor on any output to convert the high-impedance logic-high condition to a positive voltage level. The resistor can be connected to any voltage up to +6V, and the resistor value chosen to ensure no more than 20mA is sunk in the logic-low condition. For interfacing CMOS inputs, a pullup resistor value of 220k $\Omega$  is a good starting point. Use a lower resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load.

Each of the four output ports O0, O1, O6, and O7 has protection diodes to GND (Figure 10). When a port is driven to a voltage lower than GND, the protection diode clamps the output to a diode drop below GND.

Each of the four I/O ports P2–P5 also has a  $40k\Omega$  (typ) pullup resistor that can be enabled or disabled. When a port is driven to a voltage higher than V+, the body diode of the pullup enable switch conducts and the  $40k\Omega$  pullup resistor is enabled. When the MAX7323 is powered down (V+ = 0), each I/O port appears as a  $40k\Omega$  resistor in series with a diode connected to zero. Each port is protected to +6V under any of these circumstances (Figure 10).

### Functional Diagram



#### **Driving LED Loads**

When driving LEDs from one of the four output ports (O0, O1, O6, or O7), a resistor must be connected in series with the LED to limit the LED current to no more than 20mA. Connect the LED cathode to the MAX7321 port, and the LED anode to V+ through the series current-limiting resistor, RLED. Set the port output low to illuminate the LED. Choose the resistor value according to the following formula:

where:

RLED is the resistance of the resistor in series with the LED  $(\Omega)$ .

VSUPPLY is the supply voltage used to drive the LED (V). VLED is the forward voltage of the LED (V).

 $V_{OL}$  is the output-low voltage of the MAX7323 when sinking  $I_{LED}$  (V).

ILED is the desired operating current of the LED (A).

For example, to operate a 2.2V red LED at 10mA from a +5V supply:

$$R_{LED} = (5 - 2.2 - 0.07) / 0.010 = 270\Omega.$$




Figure 9. MAX7323 Push-Pull Output Port Structure




Figure 10. MAX7323 I/O Port Structure

#### **Driving Load Currents Higher than 20mA**

The MAX7323 can be used to drive loads, such as relays, that draw more than 20mA by paralleling outputs. Use at least one output per 20mA of load current; for example, a 5V, 330mW relay draws 66mA, and therefore, requires four paralleled outputs. Any combination of outputs can be used as part of a load-sharing design because any combination of ports can be set or cleared at the same time by writing to the MAX7323. Do not exceed a total sink current of 100mA for the device.


The MAX7323 must be protected from the negative voltage transient generated when switching off inductive loads (such as relays), by connecting a reverse-biased


diode across the inductive load. Choose the peak current for the diode to be greater than the inductive load's operating current.

#### **Power-Supply Considerations**

The MAX7323 operates with a supply voltage of +1.71V to +5.5V over the -40°C to +125°C temperature range. Bypass the supply to GND with a ceramic capacitor of at least 0.047 $\mu$ F as close as possible to the device. For the TQFN version, additionally connect the exposed paddle to GND.


#### **Pin Configurations**






#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



#### **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

PKG	8L 3x3			12L 3x3			16L 3x3		
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
е	0.65 BSC.			0.50 BSC.			0.50 BSC.		
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50
N	8			12			16		
ND	2			3			4		
NE	2			3			4		
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	0.20 REF			0.20 REF			0.20 REF		
k	0.25	-	-	0.25	-	-	0.25	-	-

EXPOSED PAD VARIATIONS										
PKG.		D2		E2			PIN ID	JEDEC		
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PINID	JEDEC		
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC		
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2		
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2		
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- 4 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL. BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- 6 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- ♠ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220 REVISION C. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY. 12. WARPAGE NOT TO EXCEED 0.10mm

-DRAWING NOT TO SCALE-



#### **Revision History**

Pages changed at Rev 1: Title change—all pages, 1–17

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600