




Product Description


Sirenza Microdevices' SPF-3143 is a high performance 0.5 μ m pHEMT Gallium Arsenide FET. This 600 μ m device is ideally biased at 3V,20mA for lowest noise performance and battery powered requirements. At 5V,40mA the device can deliver OIP3 of 31dBm. It provides ideal performance as a driver stage in many commercial and industrial LNA applications.



Preliminary

SPF-3143

Low Noise pHEMT GaAs FET



Product Features

- DC-10 GHz Operation
- 0.58 dB NF_{MIN} @ 2 GHz
- 21 dB G_{MAX} @ 2 GHz
- +31 dBm OIP3 (5V,40mA)
- +18 dBm P1dB (5V,40mA)
- Low Current, Low Cost
- Apps circuits available for key bands

Applications

- Analog and Digital Wireless Systems
- 3G, Cellular, PCS
- Fixed Wireless, Pager Systems
- Driver Stage for Low Power Applications

Symbol	Device Characteristics	Test Condition V _{DS} =5V, I _{DQ} =40mA, 25C (unless otherwise noted)	Test Frequency	Units	Min	Typ	Max
G _{MAX}	Maximum Available Gain	Z _S =Z _S [*] , Z _L = Z _L [*]	0.9GHz 1.9GHz	dB		23.3 19.9	
NF _{MIN}	Minimum Noise Figure	Z _S =Γ _{OPT} , Z _L = Z _L [*]	0.9GHz 1.9GHz	dB		0.36 0.58	
S ₂₁	Insertion Gain	Z _S =Z _L =50Ω	0.9GHz	dB		20.1	
NF	Noise Figure	LNA Application Circuit Board	1.9GHz	dB		0.9	
Gain	Gain	LNA Application Circuit Board	1.9GHz	dB		15.1	
OIP ₃	Output 3rd Order Intercept Point	LNA Application Circuit Board	1.9GHz	dBm		31.0	
P _{1dB}	Output 1dB Compression Point	LNA Application Circuit Board	1.9GHz	dBm		17.7	
V _p	Pinchoff Voltage	V _{DS} =2V, I _{DS} =0.1mA		V	-1.4	-1.0	-0.6
I _{DSS}	Saturated Drain Current	V _{DS} =2V, V _{GS} =0V		mA		180	
g _m	Transconductance	V _{DS} =2V, V _{GS} =-0.3V		mS		210	
BV _{GSO}	Gate-Source Breakdown Voltage	I _{GS} =300uA, drain open		V		-10	-7
BV _{GDO}	Gate-Drain Breakdown Voltage	I _{GD} =300uA, source open		V		-12	-10
R _{th}	Thermal Resistance	junction to lead		C/W		200	
V _{DS}	Operating Voltage	drain-source		V			5.5
I _{DS}	Operating Current	drain-source		mA			55

The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions. Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems. Copyright 2003 Sirenza Microdevices, Inc. All worldwide rights reserved.

303 Technology Court, Broomfield, CO 80021

Phone: (800) SMI-MMIC

<http://www.sirenza.com>



Preliminary
SPF-3143 Low Noise pHEMT GaAs FET

Junction Temperature Calculation

MTTF is inversely proportional to the device junction temperature. For junction temperature and MTTF considerations the device operating conditions should also satisfy the following expression:

$$P_{DC} < (T_J - T_L) / R_{TH}$$

where:

- $P_{DC} = I_{DS} * V_{DS}$ (W)
- T_J = Junction Temperature (C)
- T_L = Lead Temperature (pin 2) (C)
- R_{TH} = Thermal Resistance (C/W)

Biasing Details

The SPF-3143 is a depletion mode FET and requires a negative gate voltage to achieve pinchoff. As such, power supply sequencing circuitry is strongly recommended to prevent damaging bias transients during turn-on. Active bias circuitry is also recommended to maintain a constant drain current from part-to-part.


Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Drain Current	I_{DS}	180	mA
Forward Gate Current	I_{GSF}	600	uA
Reverse Gate Current	I_{GSR}	600	uA
Drain-to-Source Voltage	V_{DS}	7	V
Gate-to-Source Voltage	V_{GS}	<-3 OR >0	V
RF Input Power	P_{IN}	15	dBm
Storage Temperature Range	T_{stor}	-40 to + 150	C
Power Dissipation	P_{DSS}	325	mW
Junction Temperature	T_J	150	C

Operation of this device beyond any one of these limits may cause permanent damage. For reliable continuous operation, the device voltage and current must not exceed the maximum operating values specified in the table on page 1.

Peak RF Performance Under Optimum Matching Conditions

Freq (GHz)	V_{DS} (V)	I_{DQ} (mA)	NF _{MIN} ^[4] (dB)	Gmax (dB)	P1dB ^[5] (dBm)	OIP3 ^[6] (dBm)
0.90	3	20	0.25	21.5	15	29
	5	40	0.36	23.3	18	31
1.90	3	20	0.50	18.3	15	29
	5	40	0.58	19.1	18	31



^[4] $Z_S = \Gamma_{OPT}$, $Z_L = Z_L^*$, The input matching circuit losses have been de-embedded.
^[5] $Z_S = Z_{SOPT}$, $Z_L = Z_{LOPT}$, where Z_{SOPT} and Z_{LOPT} have been tuned for max P1dB
^[6] $Z_S = Z_{SOPT}$, $Z_L = Z_{LOPT}$, where Z_{SOPT} and Z_{LOPT} have been tuned for max OIP3
 Note: Optimum NF, P1dB, and OIP3 performance cannot be achieved simultaneously.

Typical Performance - Noise Parameters

Freq (GHz)	V_{DS} (V)	I_{DS} (mA)	NF _{MIN} ^[7] (dB)	Γ_{OPT} Mag \angle Ang	r_N	Gmax (dB)
0.90	3	20	0.25	0.70 \angle 12.1	0.14	21.5
	5	40	0.36	0.66 \angle 12.6	0.14	23.3
1.90	3	20	0.50	0.46 \angle 26.4	0.13	18.3
	5	40	0.58	0.38 \angle 28.1	0.13	19.1

^[7] $Z_S = \Gamma_{OPT}$, $Z_L = Z_L^*$, NF_{MIN} is a noise parameter for which the input matching circuit losses have been de-embedded. The noise parameters were measured using a Maury Microwave Automated Tuner System. The device was mounted on a 0.010" PCB with plated-thru holes close to pins 2 and 4.



Caution: ESD sensitive
 Appropriate precautions in handling, packaging and testing devices must be observed. ESD class rating to be determined.

Preliminary

SPF-3143 Low Noise pHEMT GaAs FET

Pin Description

Pin #	Function	Description
1	Gate	RF Input / Gate Bias
2	Source	Connection to ground. Use via holes to reduce lead inductance. Place vias as close to ground leads as possible.
3	Drain	RF Output / Drain Bias
4	NC	No Connection / Recommend grounding pin


Part Number Ordering Information

Part Number	Reel Size	Devices/Reel
SPF-3143	7"	3000


Part Symbolization

The part will be symbolized with the "F31" designator and a dot signifying pin 1 on the top surface of the package.

Pin Designation






Recommended PCB Layout



Use multiple plated-through vias holes located close to the package pins to ensure a good RF ground connection to a continuous groundplane on the backside of the board.

Package Dimensions



- NOTE:
1. ALL DIMENSIONS ARE IN MILLIMETERS.
 2. DIMENSIONS ARE INCLUSIVE OF PLATING.
 3. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH & METAL BURR.
 4. ALL SPECIFICATIONS COMPLY TO EIAJ SC70.
 5. DIE IS FACING UP FOR MOLD AND FACING DOWN FOR TRIM/FORM. ie :REVERSE TRIM/FORM.
 6. PACKAGE SURFACE TO BE MIRROR FINISH.

SYMBOL	NOM
E	1.25
D	2.05
HE	2.10
A	1.05
A2	0.90
A1	0.05
Q1	0.25
e	0.65
b	0.375
b1	0.675
c	0.14
L	0.20