

512K x 72 SYNCHRONOUS PIPELINE BURST ZBL SRAM

FEATURES

- Fast clock speed: 150, 133, and 100MHz
- Fast access times: 3.8ns, 4.2ns, and 5.0ns
- Fast OE# access times: 3.8ns, 4.2ns, and 5.0ns
- High performance 3-1-1-1 access rate
- 2.5V ± 5% power supply
- Common data inputs and data outputs
- Byte write enable and global write control
- Six chip enables for depth expansion and address pipeline
- Internally self-timed write cycle
- Burst control pin (interleaved or linear burst sequence)
- Automatic power-down for portable applications
- Commercial, industrial and military temperature ranges
- Packaging:
 - 152 PBGA package 17 x 23mm

BENEFITS

- 30% space savings compared to equivalent TQFP solution
- Reduced part count
- 24% I/O reduction
- Laminate interposer for optimum TCE match
- Low Profile
- Reduce layer count for board routing
- Suitable for hi-reliability applications
- User configurable as 1M x 36 or 2M x 18
- Upgradable to 1M x 72 (contact factory for availability)

DESCRIPTION


The WEDC SyncBurst - SRAM employs high-speed, low-power CMOS design that is fabricated using an advanced CMOS process. WEDC's 32Mb SyncBurst SRAMs integrate two 512K x 36 SSRAMs into a single BGA package to provide 512K x 72 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CLK). The ZBL or Zero Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low." Asynchronous inputs include the sleep mode enable (ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

* This product is under development, is not qualified or characterized and is subject to change without notice.

White Electronic Designs

WEDPZ512K72S-XBX

PRELIMINARY*



FUNCTIONAL BLOCK DIAGRAM

PRELIMINARY*

				(T	OP VIEW)				
	1	2	3	4	5	6	7	8	9
Α	-	ADV0	OE ₀ #	DQB ₂	DQB4	DQB ₆	DNU	DQA ₆	DQA ₂
В	CKE ₀ #	WE ₀ #	DQB7	DQB5	DQB ₃	DQB ₀	DQA7	DQA ₃	DQA1
С	CLK ₀	CS20#	DQC ₂	DQPC	DQPB	DQB1	DQD7	DQA4	DQA ₀
D	BWA#	BWB#	DQC3	Vss	Vss	Vss	DQD6	DQA5	DQPA
Е	BWC#	BWD#	DQC4	Vccq	Vccq	Vccq	DQD₅	DQPD	ZZ
F	CS10#	CS20	DQC5	Vccq	Vccq	Vss	DQD4	DNU*	A0
G	A ₇	DQC ₀	DQC7	Vss	Vcc	Vcc	DQD3	A ₁	A ₃
Н	A ₁₈	DQC1	DQC ₆	Vcc	Vcc	Vcc	DQD ₂	A ₂	A5
J	A9	A ₆	DQF ₂	Vss	Vss	Vss	DQD1	A4	A16
Κ	A ₈	DQF4	DQF3	Vcc	Vcc	Vcc	DQD₀	A14	A15
L	A ₁₇	DQF₅	DQF ₆	Vcc	Vcc	Vss	DQE ₆	A ₁₂	A13
М	ADV ₁	OE1#	DQF7	Vss	Vccq	Vssq	DQE7	A10	A ₁₁
Ν	CKE1#	WE1#	DQPF	Vccq	Vccq	Vccq	DQE₅	DQE3	LBO#
Р	CLK1	CS21#	DQF1	Vss	Vss	Vss	DQE4	DQE2	DQE0
R	BWE#	BWF#	DQF0	DQG1	DQG4	DQH1	DQH2	DQE1	DQPE
Т	BWG#	BWH#	DQG₀	DQG ₂	DQG₅	DQH₀	DQH4	DQH7	DQPH
U	CS11#	CS ₂₁	DQG₃	DQPG	DQG ₆	DQG7	DQH₃	DQH₅	DQH ₆

PIN CONFIGURATION

White Electronic Designs

NOTES:

DNU means Do Not Use and are reserved for future use.

* Pin F8 reserved for A19 upgrade to 1M x 72.

WHITE ELECTRONIC DESIGNS ____

WEDPZ512K72S-XBX

PRELIMINARY*

FUNCTION DESCRIPTION

The WEDPZ512K72S-XBX is an ZBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of OE#, LBO# and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (CKE#) pin allows the operation of the chip to be suspended as long as necessary. When CKE# is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when CKE and ADV are driven low at the rising edge of the clock.

Output Enable (OE#) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE# is driven low, the write enable input signals WE# are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation OE# must be driven low for the device to drive out the requested data. Write operation occurs when WE# is driven low at the rising edge of the clock. BW#[h:a] can be used for byte write operation. The pipe-lined ZBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, WE# and address are registered, and the data associated with that address is required two cycles later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO# pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after two cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after two cycles of wake up time.

(Interleaved Burst, LBO# = High) Case 2 Case 3 Case 4 Case 1 LBO# Pin Hiah A1 A0 A1 A0 A1 A0 A1 A0 0 0 0 1 0 1 First Address 1 1 0 0 0 1 1 1 1 0 1 0 1 1 0 0 0 1 0 0 1 1 0 1 0 Fourth Address 1

BURST SEQUENCE TABLE

NOTE: LBO pin must be tied to High or Low, and Floating State must not be allowed.

(Linear Burst, LBO# = Low)									
	Ll: ab	Cas	se 1	Cas	ie 2	Cas	se 3	Cas	se 4
LBO# Pin H	High	A1	A0	A1	A0	A1	A0	A1	A0
First Add	First Address		0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
Fourth Ad	dress	1	1	0	0	0	1	1	0

WHITE ELECTRONIC DESIGNS _____

WEDPZ512K72S-XBX

PRELIMINARY*

CE#x	ADV	WE#	BW#x	OE#	CKE#	CLK	Address Accessed	Operation
Н	L	Х	Х	Х	L	↑ (N/A	Deselect
Х	Н	Х	Х	Х	L	↑ (N/A	Continue Deselect
L	L	Н	Х	L	L	↑ (External Address	Begin Burst Read Cycle
Х	Н	Х	Х	L	L	↑ (Next Address	Continue Burst Read Cycle
L	L	Н	Х	Н	L	↑ (External Address	NOP/Dummy Read
Х	Н	Х	Х	Н	L	↑ (Next Address	Dummy Read
L	L	L	L	Х	L	↑ (External Address	Begin Burst Write Cycle
Х	Н	Х	L	Х	L	↑ (Next Address	Continue Burst Write Cycle
L	L	L	Н	Х	L	↑ (N/A	NOP/Write Abort
Х	Н	Х	Н	Х	L	↑ (Next Address	Write Abort
Х	Х	Х	Х	Х	Н	↑ (Current Address	Ignore Clock

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

NOTES:

1) X means "Don't Care."

2) The rising edge of clock is symbolized by (\uparrow).

3) A continue deselect cycle can only be entered if a deselect cycle is executed first.

4) WRITE# = L means Write operation in WRITE TRUTH TABLE.

WRITE# = H means Read operation in WRITE TRUTH TABLE.

5) Operation finally depends on status of asynchronous input pins (ZZ and OE#).

6) CE#x refers to the combination of CS#1 and CS#2.

WE#	BW#a	BW#b	BW#c	BW#d	Operation
н	V	V	v	X	Read
	~	^	^		
L	L	H	Н	H	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

WRITE TRUTH TABLE

NOTES:

1) X means "Don't Care."

2) All inputs in this table must meet setup and hold time around the rising edge of CLK ([↑]).

 Replace BW#a with BW#e, BW#b, with BW#f, BW#c with BW#g and BW#d with BW#h for operation of IC2.

WHITE ELECTRONIC DESIGNS

WEDPZ512K72S-XBX

PRELIMINARY*

ABSOLUT MAXIMUM RATINGS*

V_{IN} Voltage or any other pin relative to V_{SS}	-0.3V to +3.6V
Voltage on V _{CC} supply relative to V _{SS}	-0.3V to +3.6V
Storage temperature (BGA)	-55°C to +150°C

* Stress greater than those listed under "Absolute Maximum Ratings: may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condutions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS

(-55°C T_A +125°C)

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	Vih		1.7	Vcc +0.3	V	1
Input Low (Logic 0) Voltage	VIL		-0.3	0.7	V	1
Input Leakage Current	١L	Vcc = Max, 0V VIN Vcc	-4	+4	μA	2
Output Leakage Current	Ilo	Output(s) Disabled, Vout = Vss to Vccq	-2	+2	μA	
Output High Voltage	Vон	Iон = -1.0mA	2.0		V	1
Output Low Voltage	Vol	IoL = 1.0mA		0.4	V	1
Supply Voltage	Vcc		2.375	2.625	V	1
I/O Power Supply	Vccq		2.375	2.625	V	1

NOTES:

All voltages referenced to V_{SS} (GND)

2) ZZ pin has an internal pull-up and input leakage = \pm 20 µA.

DC CHARACTERISTICS

(-55°C T_A + 125°C)

Description	Symbol	Conditions	150MHz (Max)	133MHz (Max)	100MHz (Max)	Units	Notes
Power Supply Current: Operating	ldd	Device Selected; All Inputs ≤ V⊩ or ≥ V⊮; Cycle Time ≥ T _{CYC} MIN; V _{CC} = MAX; Output Open	700	650	600	mA	1
Power Supply Current: Standby	I _{SB2}	Device Deselected; Vcc = MAX; All Inputs \leq ViL or \geq ViH All Inputs Static; CLK Frequency = MAX Output Open, ZZ \geq Vcc - 0.2V	120	120	120	mA	
Clock Running Standby Current	Isb	Device Deselected; Vcc = MAX; All Inputs \leq Vss + 0.2 or Vcc - 0.2; f = MAX ; ZZ \leq VIL	180	180	160	mA	

NOTE:

lob is specified with no output current and increases with faster cycle times. Ibb increases with faster cycle times and greater output loading.

BGA CAPACITANCE

(T_A = + 25°C, f = 1MHz)

Description	Symbol	Max	Units	Notes
Control Input Capacitance (LBO#, ZZ)	Cic	16	pF	1
Control Input Capacitance	Сі	8	pF	1
Input/Output Capacitance (DQ)	Co	10	pF	1
Address Capacitance	CA	16	pF	1
Clock Capacitance	Сск	6	pF	1

NOTE:

1) This parameter is not tested but guaranteed by design.

THERMAL RESISTANCE

Parameter	Symbol	Max	Unit
Thermal Resistance: Die Junction to Ambient	θJA	28.7	°C/W
Thermal Resistance: Die Junction to Ball	θJB	16.0	°C/W
Thermal Resistance: Die Junction to Case	θJC	7.1	°C/W

Note: Refer to Application Note "PBGA Thermal Resistance Correlation" for further information regarding WEDC's thermal modeling.

White Electronic Designs

WEDPZ512K72S-XBX

PRELIMINARY*

		(-55)	°C TA +125	°C)				
Parameter	Symbol	150	MHz	133	BMHz	100	MHz	Units
T didificter	Gymbol	Min	Max	Min	Max	Min	Max	Units
Clock Time	tcyc	6.7		7.5		10.0		ns
Clock Access Time	tcp		3.8		4.2		5.0	ns
Output enable to Data Valid	toe		3.8		4.2		5.0	ns
Clock High to Output Low-Z	tLZC	1.5		1.5		1.5		ns
Output Hold from Clock High	toн	1.5		1.5		1.5		ns
Output Enable Low to output Low-Z	t LZOE	0.0		0.0		0.0		ns
Output Enable High to Output High-Z	tHZOE		3.0		3.5		3.5	ns
Clock High to Output High-Z	tHZC		3.0		3.5		3.5	ns
Clock High Pulse Width	tсн	2.5		2.5		3.0		ns
Clock Low Pulse Width	tcL	2.5		2.5		3.0		ns
Address Setup to Clock High	tas	1.5		1.5		1.5		ns
CKE Setup to Clock High	tces	1.5		1.5		1.5		ns
Data Setup to Clock High	tos	1.5		1.5		1.5		ns
Write Setup to Clock High	tws	1.5		1.5		1.5		ns
Address Advance to Clock High	tadvs	1.5		1.5		1.5		ns
Chip Select Setup to Clock High	tcss	1.5		1.5		1.5		ns
Address Hold to Clock high	tan	0.5		0.5		0.5		ns
CKE Hold to Clock High	tсен	0.5		0.5		0.5		ns
Data Hold to Clock High	t _{DH}	0.5		0.5		0.5		ns
Write Hold to Clock High	twн	0.5		0.5		0.5		ns
Address Advance to Clock High	tadvh	0.5		0.5		0.5		ns
Chip Select Hold to Clock High	tcsн	0.5		0.5		0.5		ns

AC CHARACTERISTICS

NOTES:

 All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edges when ADV is sampled low and CS#x is sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.


2) Chip enable must be valid at each rising edge of CLK (when ADV is Low) to remain enabled.

A write cycle is defined by WE# low having been registered into the device at ADV Low. A Read cycle is defined by WE# High with ADV Low. Both cases must meet setup and hold times.


Parameter	Value
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time	1.0V/ns
Input and Output Timing Reference Levels	1.25V
Output Load	See Output Load (A & B)

AC TEST CONDITIONS

OUTPUT LOAD (A)



OUTPUT LOAD (B)



White Electronic Designs Corp. reserves the right to change products or specifications without notice.

*Including Scope and Jig Capacitance



PRELIMINARY*


SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to ISB_{2Z}. The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.

When ZZ becomes a logic HIGH, ISB2z is guaranteed after the setup time tzz is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

Description	Conditions	Symbol	Min	Max	Units
Current during SNOOZE MODE	ZZ ≥ ViH	ISB2Z		20	mA
ZZ active to input ignored		tzz		2	cycle
ZZ inactive to input sampled		t _{RZZ}	2		cycle
ZZ active to snooze current		tzzı		2	cycle
ZZ inactive to exit snooze current		t _{RZZI}	0		ns


SNOOZE MODE



SNOOZE MODE TIMING DIAGRAM



PRELIMINARY*




TIMING WAVEFORM OF READ CYCLE

White Electronic Designs



PRELIMINARY*




TIMING WAVEFORM OF WRITE CYCLE

• White Electronic Designs _____

WEDPZ512K72S-XBX


PRELIMINARY*



TIMING WAVEFORM OF SINGLE READ/WRITE




PRELIMINARY*



TIMING WAVEFORM OF CKE OPERATION



PRELIMINARY*




TIMING WAVEFORM OF CE OPERATION



PRELIMINARY*


PACKAGE DIMENSION:

152 BUMP PBGA



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION





PRELIMINARY*

Document Title

512K x 72 Synchronous SRAM - NBL

Revision History

Rev #	History	Release Date	Status
Rev 0	Initial Release	February 2001	Advanced
Rev 1	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	April 2001	Advanced
Rev 2	Change (Pg. 1) 1.1 Change status from Advanced to Preliminary	November 2001	Preliminary
Rev 3	Changes (Pg. 1, 2) 1.1 Block Diagram: Address lines should be A0-18 1.2 Pin Configuration: Add Note *Pin F8 reserved for A19 upgrade to 1Mx72.	November 2001	Preliminary
Rev 4	Changes (Pg. 1, 5) 1.1 BGA Capacitance: Remove references to temperature in individual conditions 1.2 Change CI from 10pF to 8pF 1.3 Change CA from 20pF to 16pF 1.4 Change CCK from 7pF to 6pF 1.5 Add Control Input Capacitance (CIC) 16pF	November 2002	Preliminary
Rev 5	Changes (Pg. 5) 1.1 Add Thermal Resistance table 1.2 Update current values 1.3 Update package mechanical drawing	May 2003	Preliminary
Rev 6	Changes (Pg. 1, 13, 14, 15) 1.1 Change mechanical drawing to new style	November 2003	Preliminary