



512MB – 64Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM

FEATURES

- Unbuffered 200-pin, Small-Outline DIMM (SO-DIMM)
- Fast data transfer rates: PC2-5300*, PC2-4200 and PC2-3200
- Utilizes 667*, 533 and 400 MT/s DDR2 SDRAM components
- $V_{CC} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$ to 3.6V
- JEDEC standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- DLL to align DQ and DQS transitions with CK
- Multiple internal device banks for concurrent operation
- Supports duplicate output strobe (RDQS/RDQS#)
- Programmable CAS# latency (CL): 3, 4, and 5*
- Adjustable data-output drive strength
- On-die termination (ODT)
- Serial Presence Detect (SPD) with EEPROM
- Auto & self refresh (64ms: 8,192 cycle refresh)
- Gold edge contacts
- RoHS Compliant
- JEDEC Package option
 - 200 Pin (SO-DIMM)
 - PCB – 30.00mm (1.181") TYP.

DESCRIPTION

The WV3HG64M64EEU is a 64Mx64 Double Data Rate 2 SDRAM memory module based on 512Mb DDR2 SDRAM components. The module consists of eight 64Mx8, in FBGA package mounted on a 200 pin SO-DIMM FR4 substrate.

* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

OPERATING FREQUENCIES


	PC2-5300*	PC2-4200	PC2-3200
Clock Speed	333MHz	266MHz	200MHz
CL-trCD-trP	5-5-5	4-4-4	3-3-3

Note:

- Consult factory for availability



FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter		Min	Max	Units
V _{CC}	Voltage on V _{CC} pin relative to V _{SS}		-0.5	2.3	V
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}		-0.5	2.3	V
T _{TSG}	Storage Temperature		-55	100	°C
I _L	Input leakage current; Any input 0V < V _{IN} < V _{CC} ; V _{REF} input 0V < V _{IN} < 0.95V; Other pins not under test = 0V	Command/Address, RAS#, CAS#, WE#	-80	80	uA
		CS#, CKE	-40	40	uA
		CK, CK#	-20	20	uA
		DM	-5	5	uA
I _{OZ}	Output leakage current; 0V < V _{IN} < V _{CC} ; DQs and ODT are disable	DQ, DQS, DQS#	-5	5	uA
I _{VREF}	V _{REF} leakage current; V _{REF} = Valid V _{REF} level		-16	16	uA

DC OPERATING CONDITIONSAll voltages referenced to V_{SS}

Parameter	Symbol	Rating			Units	Notes
		Min.	Type	Max.		
Supply Voltage	V _{CC}	1.7	1.8	1.9	V	
I/O Reference Voltage	V _{REF}	0.49 x V _{CC}	0.50 x V _{CC}	0.51 x V _{CC}	V	1
I/O Termination Voltage	V _{TT}	V _{REF} -0.04	V _{REF}	V _{REF} +0.04	V	2

Notes:

1. V_{REF} is expected to equal V_{CC}/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed +/-1percent of the DC value. Peak-to-peak AC noise on V_{REF} may not exceed +/-2 percent of V_{REF}. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
2. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.

**INPUT/OUTPUT CAPACITANCE**

TA = 25°C, f = 100MHz

Parameter	Symbol	Min	Max	Units
Input Capacitance (A0~A13, BA0~BA1, RAS#, CAS#, WE#)	C _{IN1}	12	20	pF
Input Capacitance CKE0, ODT	C _{IN2}	12	20	pF
Input Capacitance CS0#	C _{IN3}	12	20	pF
Input Capacitance (CK0, CK0#, CK1, CK1#)	C _{IN4}	8	12	pF
Input Capacitance (DM0 ~ DM7), (DQS0 ~ DQS7)	C _{IN5} (667)	6.5	7.5	pF
	C _{IN5} (533)	6.5	8	pF
Input Capacitance (DQ0 ~ DQ63)	C _{OUT1} (667)	6.5	7.5	pF
	C _{OUT1} (533)	6.5	8	pF

Notes:

- AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

OPERATING TEMPERATURE CONDITION

Parameter	Symbol	Rating	Units	Notes
Operating temperature	T _{OPER}	0° to 85°	°C	1, 2

Notes:

- Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC JESD51.2
- At 0°C - 85°C, operation temperature range, all DRAM specification will be supported.

INPUT DC LOGIC LEVELAll voltages referenced to V_{SS}

Parameter	Symbol	Min	Max	Units
Input High (Logic 1) Voltage	V _{IH(DC)}	V _{REF} + 0.125	V _{CC} + 0.300	V
Input Low (Logic 0) Voltage	V _{IL(DC)}	-0.300	V _{REF} - 0.125	V

INPUT AC LOGIC LEVELAll voltages referenced to V_{SS}

Parameter	Symbol	Min	Max	Units
Input High (Logic 1) Voltage DDR2-400 & DDR2-533	V _{IH(DC)}	V _{REF} + 0.250	-	V
Input Low (Logic 1) Voltage DDR2-667	V _{IH(DC)}	V _{REF} + 0.200	-	V
Input Low (Logic 0) Voltage DDR2-400 & DDR2-533	V _{IL(DC)}	-	V _{REF} - 0.250	V
Input Low (Logic 0) Voltage DDR2-667	V _{IL(DC)}	-	V _{REF} - 0.200	V



Icc SPECIFICATION

Symbol	Proposed Conditions	665	534	403	Units
Icc0*	Operating one bank active-precharge; tck = tck(lcc), trc = trc(lcc), tras = tras min(lcc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	680	640	640	mA
Icc1*	Operating one bank active-read-precharge; Iout = 0mA; BL = 4, CL = CL(lcc), AL = 0; tck = tck(lcc), trc = trc(lcc), tras = tras min(lcc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as Icc4W	800	760	720	mA
Icc2P**	Precharge power-down current; All banks idle; tck = tck(lcc); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	64	64	64	mA
Icc2Q**	Precharge quiet standby current; All banks idle; tck = tck(lcc); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	280	240	240	mA
Icc2N**	Precharge standby current; All banks idle; tck = tck(lcc); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are SWITCHING	320	280	280	mA
Icc3P**	Active power-down current; All banks open; tck = tck(lcc); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0	240	280	mA
		Slow PDN Exit MRS(12) = 1	96	96	mA
Icc3N**	Active standby current; All banks open; tck = tck(lcc), trc = trc(lcc), tras = tras min(lcc); CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	440	400	400	mA
Icc4W*	Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(lcc), AL = 0; tck = tck(lcc), tras = trasmax(lcc), trp = trp(lcc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	1120	960	880	mA
Icc4R*	Operating burst read current; All banks open, Continuous burst reads, Iout = 0mA; BL = 4, CL = CL(lcc), AL = 0; tck = tck(lcc), tras = trasmax(lcc), trp = trp(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as Icc4W	1160	1000	880	mA
Icc5**	Burst auto refresh current; tck = tck(lcc); Refresh command at every trfc(lcc) interval; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	1200	1120	1120	mA
Icc6**	Self refresh current; CK and CK# at 0V; CKE 0.2V; Other control and address bus inputs vre FLOATING; Data bus inputs are FLOATING	Normal	64	64	mA
Icc7*	Operating bank interleave read current; All bank interleaving reads, Iout = 0mA; BL = 4, CL = CL(ldd), AL = trcD(lcc)-1*tck(lcc); tck = tck(lcc), trc = trc(lcc), trd = trd(lcc), trcd = 1*tck(lcc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING.	1760	1760	1760	mA

Icc specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

Note:

* Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode.

**: Value calculated reflects all module ranks in this operating condition.



AC TIMING PARAMETERS & SPECIFICATIONS

AC CHARACTERISTICS			665		534		403		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Data	CL = 5	tCK (5)	3,000	8,000					ps
	CL = 4	tCK (4)	3,750	8,000	3,750	8,000	5,000	8,000	ps
	CL = 3	tCK (3)	5,000	8,000	5,000	8,000	5,000	8,000	ps
	CK high-level width	tCH	0.45	0.55	0.45	0.55	0.45	0.55	tCK
	CK low-level width	tCL	0.45	0.55	0.45	0.55	0.45	0.55	tCK
	Half clock period	tHP	MIN (tCH, tCL)		MIN (tCH, tCL)		MIN (tCH, tCL)		ps
	Clock jitter	tJIT	250		250		250		ps
	DQ output access time from CK/CK#	tAC	-450	+450	-500	+500	-600	+600	ps
	Data-out high-impedance window from CK/CK#	tHZ		tAC MAX		tAC MAX		tAC MAX	ps
	Data-out low-impedance window from CK/CK#	tLZ	tAC MIN	tAC MAX	tAC MIN	tAC MAX	tAC MIN	tAC MAX	ps
Data Strobe	DQ and DM input setup time relative to DQS	tDS	100		100		150		ps
	DQ and DM input hold time relative to DQS	tDH	225		225		275		ps
	DQ and DM input pulse width (for each input)	tDLPW	0.35		0.35		0.35		tCK
	Data hold skew factor	tQHS		340		400		450	ps
	DQ...DQS hold, DQS to first DQ to go nonvalid, per access	tQH	tHP - tQHS		tHP - tQHS		tHP - tQHS		ps
	Data valid output window (DVW)	tDVW	tQH - tDQSQ		tQH - tDQSQ		tQH - tDQSQ		ns
	DQS input high pulse width	tDQSH	0.35		0.35		0.35		tCK
	DQS input low pulse width	tDQSL	0.35		0.35		0.35		tCK
	DQS output access time from CK/CK#	tDQSK	-400	+400	-450	+450	-500	+500	ps
	DQS falling edge to CK rising ... setup time	tDSS	0.2		0.2		0.2		tCK
Address	DQS falling edge from CK rising ... hold time	tDSH	0.2		0.2		0.2		tCK
	DQS...DQ skew, DQS to last DQ valid, per group, per access	tDQSQ		240		300		350	ps
	DQS read preamble	tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	tCK
	DQS read postamble	tRPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK
	DQS write preamble setup time	tWPRES	0		0		0		ps
	DQS write preamble	tWPRE	0.35		0.35		0.35		tCK
	DQS write postamble	tWPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK
	Write command to first DQS latching transition	tDQSS	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	tCK
	Address and control input pulse width for each input	tIPW	0.6		0.6		0.6		tCK
	Address and control input setup time	tIS	200		250		350		ps
Control	Address and control input hold time	tIH	275		375		475		ps
	Address and control input hold time	tCCD	2		2		2		tCK

Note:

AC specification is based on **SAMSUNG** components. Other DRAM manufacturers specification may be different.

Continued on next page



ORDERING INFORMATION FOR D4


Part Number	Clock/Data Rate Frequency	CAS Latency	tRCD	tRP	Height**
WV3HG64M64EEU665D4xxG*	333MHz/667Mb/s	5	5	5	30.00mm (1.181") TYP
WV3HG64M64EEU534D4xxG	266MHz/533Mb/s	4	4	4	30.00mm (1.181") TYP
WV3HG64M64EEU403D4xxG	200MHz/400Mb/s	3	3	3	30.00mm (1.181") TYP

* Consult Factory for availability


NOTES:

- RoHS product. ("G" = RoHS Compliant)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option

PACKAGE DIMENSIONS FOR D4



** ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)

**PART NUMBERING GUIDE**

**Document Title**

512MB – 64Mx64 DDR2 SDRAM UNBUFFERED

DRAM DIE OPTIONS:

- SAMSUNG: C-Die, will move to E-Die Q2'06
- MICRON: U37Y: B-Die

Revision History

Rev #	History	Release Date	Status
Rev 0	Created	January 2006	Advanced
Rev 1	1.0 Updated Vcc spec	February 2006	Advanced
Rev 2	2.1 Updated AC specs 2.2 Updated ordering information 2.3 Added industrial temp option on part numbering guide 2.4 Added die rev info	May 2006	Advanced