
## INTEGRATED CIRCUITS



Product data

2001 Dec 12

File under Integrated Circuits — ICL03



## PCA9557



## FEATURES

- Lower voltage, higher performance migration path for the PCA9556
- 8 general purpose input/output expander/collector
- Input/output configuration register
- Active HIGH polarity inversion register
- I<sup>2</sup>C and SMBus interface logic
- Internal power-on reset
- Noise filter on SCL/SDA inputs
- Active LOW reset input
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C/SMBus
- High impedance open drain on I/O0
- No glitch on power-up
- Power-up with all channels configured as inputs
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant inputs/outputs
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA
- Package offer: SO 16, TSSOP 16

## DESCRIPTION

The PCA9557 is a silicon CMOS circuit which provides parallel input/output expansion for SMBus and  $I^2C$  applications. The PCA9557 consists of an 8-bit input port register, 8-bit output port register, and an  $I^2C$ /SMBus interface. It has low current consumption and a high impedance open drain output pin, I/O0.

The system master can enable the PCA9557's I/O as either input or output by writing to the configuration register.

The system master can also invert the PCA9557 inputs by writing to the active HIGH polarity inversion register.

Finally, the system master can reset the PCA9557 in the event of a timeout by asserting a LOW in the reset input.

The power-on reset puts the registers in their default state and initializes the  $I^2C/SMBus$  state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

## **PIN CONFIGURATION**

SCL 1	16 V <sub>DD</sub>
SDA 2	15 RESET
A0 3	14 I/O7
A1 4	13 I/O6
A2 5	12 I/O5
I/O0 6	11 I/O4
I/O1 7	10 I/O3
V <sub>SS</sub> 8	9 I/O2
	su01045

Figure 1. Pin configuration

## **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	SCL	Serial clock line
2	SDA	Serial data line
3	A0	Address input 0
4	A1	Address input 1
5	A2	Address input 2
6	I/O0	I/O0 (open drain)
7	I/O1	I/O1
8	V <sub>SS</sub>	Supply ground
9	I/O2	I/O2
10	I/O3	I/O3
11	I/O4	I/O4
12	I/O5	I/O5
13	I/O6	I/O6
14	I/07	1/07
15	RESET	Active low reset input
16	V <sub>DD</sub>	Supply voltage


### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
16-Pin Plastic SO (narrow)	–40 to +85 °C	PCA9557D	SOT109-1
16-Pin Plastic TSSOP	–40 to +85 °C	PCA9557PW	SOT403-1


Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.

SMBus as specified by the Smart Battery System Implementers Forum is a derivative of the Philips I<sup>2</sup>C patent. I<sup>2</sup>C is a trademark of Philips Semiconductors Corporation.

## **BLOCK DIAGRAM**








3


## SIMPLIFIED SCHEMATIC OF I/O0




NOTE: On power-up or reset, all registers return to default values.

Figure 4. Simplified schematic of I/O0

## SIMPLIFIED SCHEMATIC OF I/O1 TO I/O7





### Figure 5. Simplified schematic of I/O1 to I/O7

## PCA9557

### **DEVICE ADDRESS**

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9557 is shown in Figure 6. To conserve power, no internal pullup resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




Figure 6. PCA9557 address

The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected while a logic 0 selects a write operation.

### **CONTROL REGISTER**

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9557, which will be stored in the control register. This register can be written and read via the  $I^2C$  bus.




Figure 7. Control Register

### **REGISTER DEFINITION**

D1	D0	NAME	TYPE	FUNCTION
0	0	Register 0	Read	Input port register
0	1	Register 1	Read/Write	Output port register
1	0	Register 2	Read/Write	Polarity inversion register
1	1	Register 3	Read/Write	Configuration register

## **REGISTER DESCRIPTION**

### Register 0 – Input Port Register

17	16	15	14	13	12	11	10

This register is an read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration Register. Writes to this register have no effect.

### Register 1 – Output Port Register

bit	07	O6	O5	04	O3	02	01	O0
default	0	0	0	0	0	0	0	0

This register reflects the outgoing logic levels of the pins defined as outputs by the Configuration Register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, NOT the actual pin value.

### Register 2 – Polarity Inversion Register

bit	N7	N6	N5	N4	N3	N2	N1	N0
default	1	1	1	1	0	0	0	0

This register enables polarity inversion of pins defined as inputs by the Configuration Register. If a bit in this register is set (written with '1'), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a '0'), the corresponding port pin's original polarity is retained.

### Register 3 - Configuration Register

			0		0			
bit	C7	C6	C5	C4	C3	C2	C1	C0
default	1	1	1	1	1	1	1	1

This register configures the directions of the I/O pins. If a bit in this register is set, the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output.

### **POWER-ON RESET**

When power is applied to V<sub>DD</sub>, an internal power-on reset holds the PCA9557 in a reset state until V<sub>DD</sub> has reached V<sub>POR</sub>. At that point, the reset condition is released and the PCA9557 registers and I<sup>2</sup>C/SMBus state machine will initialize to their default states.

For a power reset cycle,  $V_{\text{DD}}$  must be set to 0 V, then ramped back to the operating voltage.

### **RESET INPUT**

A reset can be accomplished by holding the RESET pin LOW for a minimum of  $t_W$ . The PCA9557 registers and SMBus/l<sup>2</sup>C state machine will be held in their default state until the RESET input is once again HIGH. This input typically requires a pull-up to V<sub>CC</sub>.

PCA9557

## 8-bit I<sup>2</sup>C and SMBus I/0 port with reset

### CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### **Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 8).




Figure 8. Bit transfer

#### Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 9).

### System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).




Figure 9. Definition of start and stop conditions




Figure 10. System configuration

## PCA9557

#### Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Figure 11. Acknowledgement on the I<sup>2</sup>C-bus

#### **Bus Transactions**

Data is transmitted to the PCA9557 registers using Write Byte transfers (see Figures 12 and 13). Data is read from the PCA9557 registers using Read and Receive Byte transfers (see Figures 14 and 15).




Figure 12. WRITE to output port register




Figure 13. WRITE to I/O configuration or polarity inversion registers





Figure 14. READ from register

## PCA9557



### NOTES:

- 1. This figure assumes the command byte has previously been programmed with 00h.
- 2. Transfer of data can be stopped at any moment by a stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.

### Figure 15. READ input port register

## TYPICAL APPLICATION




Figure 16. Typical application

### **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>DD</sub>	DC supply voltage		-0.5	+6	V
VI	DC input voltage		V <sub>SS</sub> – 0.5	5.5	V
lı	DC input current		—	± 20	mA
I <sub>IHL(max)</sub>	Maximum allowed input current through protection diode (I/O1 – I/O7)	$V_I \ge V_{DD} \text{ or } V_I \le V_{SS}$	-	±400	μA
V <sub>I/O</sub>	DC voltage on an I/O as an input other than I/O0		V <sub>SS</sub> – 0.5	5.5	V
V <sub>I/O0</sub>	DC voltage on I/O0 as an input		V <sub>SS</sub> – 0.5	5.5	V
			—	+400	μA
I <sub>I/O0</sub>	DC input current on I/O0		—	-20	mA
I <sub>I/O</sub>	DC output current on an I/O		—	± 50	mA
I <sub>DD</sub>	DC supply current		—	85	mA
I <sub>SS</sub>	DC supply current		—	100	mA
P <sub>tot</sub>	Total power dissipation		—	200	mW
T <sub>stg</sub>	Storage temperature range		-65	+150	°C
T <sub>amb</sub>	Operating ambient temperature		-40	+85	°C

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "Handling MOS devices".

## **DC CHARACTERISTICS**

 $V_{DD}$  = 2.3 to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = –40 to +85 °C; unless otherwise specified.

0)///0				LIMITS		UNIT
SYMBOL	IBOL PARAMETER CONDITIONS		MIN	TYP	MAX	UNIT
Supplies	-					
V <sub>DD</sub>	Supply voltage		2.3	—	5.5	V
I <sub>DD</sub>	Supply current	Operating mode; $V_{DD}$ = 3.6 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 100 kHz	_	_	1	μA
I <sub>stbl</sub>	Standby current	Standby mode; $V_{DD}$ = 5.5 V; no load; V <sub>1</sub> = V <sub>SS</sub> ; f <sub>SCL</sub> = 0 kHz; I/O = inputs	_	_	1	μA
I <sub>stbh</sub>	Standby current	Standby mode; $V_{DD}$ = 5.5 V; no load; V <sub>I</sub> = V <sub>DD</sub> ; f <sub>SCL</sub> = 0 kHz; I/O = inputs	_	_	1	μΑ
V <sub>POR</sub>	Power-on reset voltage	No load; Temp = 25 °C V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	_	1.65	_	V
Input SCL; i	input/output SDA					
VIL	LOW level input voltage		-0.5	_	0.3 V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7 V <sub>DD</sub>	—	5.5	V
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	3	—	—	mA
١L	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	—	+1	μΑ
CI	Input capacitance	$V_{I} = V_{SS}$	—	6	10	pF
I/Os						
V <sub>IL</sub>	LOW level input voltage		-0.5	—	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	—	5.5	V
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.55 V; note 1	8	10	-	mA
	HIGH level output current except I/O0	V <sub>OH</sub> = 2.4 V; note 2	4	—	-	mA
I <sub>OH</sub>		V <sub>OH</sub> = 4.6 V	—	—	1	A
	HIGH level output current on I/O0	V <sub>OH</sub> = 3.3 V	—	—	1	μA
١L	Input leakage current	$V_{DD} = 5.5 \text{ V}, \text{ V}_{I} = \text{V}_{SS}$	—	_	-100	μA
CI	Input capacitance		—	3.7	5	pF
CO	Output capacitance		—	3.7	5	pF
Select Input	ts A0, A1, A2, and RESET					
VIL	LOW level input voltage		-0.5		0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	_	5.5	V
ILI	Input leakage current		-1		1	μA

NOTES:

The total amount sunk by all I/Os must be limited to 100 mA and 25 mA per bit.
The total current sourced by all I/Os must be limited to 85 mA and 20 mA per bit.

## **AC SPECIFICATIONS**

SYMBOL	PARAMETER		RD MODE BUS	FAST MO I <sup>2</sup> C BU		UNITS
		MIN	MAX	MIN	MAX	1
f <sub>SCL</sub>	Operating frequency	0	100	0	400	kHz
t <sub>BUF</sub>	Bus free time between STOP and START conditions	4.7	<u> </u>	1.3	—	μs
t <sub>HD;STA</sub>	Hold time after (repeated) START condition	4.0	<u> </u>	0.6	—	μs
t <sub>SU;STA</sub>	Repeated START condition setup time	4.7	—	0.6	—	μs
t <sub>SU;STO</sub>	Setup time for STOP condition	4.0	—	0.6	—	μs
t <sub>HD;DAT</sub>	Data in hold time	0	-	0	—	ns
t <sub>VD;ACK</sub>	Valid time for ACK condition <sup>2</sup>	-	1	—	0.9	μs
t <sub>VD;DAT</sub>	Data out valid time <sup>3</sup>	-	1	—	0.9	μs
t <sub>SU;DAT</sub>	Data setup time	250	<u> </u>	100	—	ns
t <sub>LOW</sub>	Clock LOW period	4.7	<u> </u>	1.3	—	μs
t <sub>HIGH</sub>	Clock HIGH period	4.0	—	0.6	—	μs
t <sub>F</sub>	Clock/Data fall time	—	300	20 + 0.1 C <sub>b</sub> <sup>1</sup>	300	ns
t <sub>R</sub>	Clock/Data rise time	—	1000	20 + 0.1 C <sub>b</sub> <sup>1</sup>	300	ns
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filters	-	50	—	50	ns
Port Timing	•			-		
t <sub>PV</sub>	Output data valid I/O0	-	250	_	250	ns
t <sub>PV</sub>	Output data valid I/O1 – I/O7	—	200	—	200	ns
t <sub>PS</sub>	Input data setup time	0	—	0	—	ns
t <sub>PH</sub>	Input data hold time		—	200	—	ns
Reset	·	-	-	•	-	-
t <sub>W</sub>	Reset pulse width	4		4	—	ns
t <sub>REC</sub>	Reset recovery time	0	_	0	—	ns
t <sub>RESET</sub>	Time to reset	400		400		ns

NOTES:

1.  $C_b$  = total capacitance of one bus line in pF. 2.  $t_{VD;ACK}$  = time for Acknowledgement signal from SCL low to SDA (out) low. 3.  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL low.





Figure 17. Definition of timing on the I<sup>2</sup>C-bus

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 А Х = v (M) A $H_F$ Ζ 16 Q A<sub>2</sub> A. pin 1 index Ŧ p Н Π Π 8 е ⊕ w M detail X bp 5 mm 2.5 0 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) А E<sup>(1)</sup> D<sup>(1)</sup> Z<sup>(1)</sup> θ UNIT L Q A<sub>1</sub> $A_2$ A<sub>3</sub> bp С е HE Lp v w У max. 0.25 0.49 10.0 0.7 1.45 0.25 4.0 6.2 1.0 0.7 1.27 1.05 mm 1.75 0.25 0.25 0.25 0.1 0.3 3.8 0.6 0.10 1.25 0.36 0.19 9.8 5.8 0.4 8° 0° 0.028 0.020 0.028 0.012 0.057 0.039 0.010 0.019 0.0100 0.39 0.16 0.244 inches 0.069 0.01 0.050 0.041 0.01 0.01 0.004 0.004 0.049 0.014 0.0075 0.38 0.15 0.228 0.016 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.



# |2 |-|BUS|

Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

## Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### Disclaimers

Philips

Semiconductors

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 © Koninklijke Philips Electronics N.V. 2001 All rights reserved. Printed in U.S.A.

Date of release: 12-01

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 09217

Let's make things better.



