

FEATURES

- 3 V to 5 V supply operation
- True 12-bit accuracy
- 5 V operation @ $<10 \mu\text{A}$
- Fast 3-wire serial input
- Fast 1 μs settling time
- 2.4 MHz, 4-quadrant multiply BW
- Upgrade for DAC8043 and DAC8043A
- Standard and rotated pinout

APPLICATIONS

- Ideal for PLC applications in industrial control
- Programmable amplifiers and attenuators
- Digitally controlled calibration and filters
- Motion control systems

GENERAL DESCRIPTION

The AD5441 is an improved high accuracy 12-bit multiplying digital-to-analog converter (DAC) in space-saving 8-lead packages. Featuring serial input, double buffering, and excellent analog performance, the AD5441 is ideal for applications where PC board space is at a premium. Improved linearity and gain error performance permit reduced part counts through the elimination of trimming components. Separate input clock and load DAC control lines allow full user control of data loading and analog output.

The circuit consists of a 12-bit serial-in/parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC, and control logic. Serial data is clocked into the input register on the rising edge of the CLOCK pulse. When the new data-word is clocked in, it is loaded into the DAC register with the $\overline{\text{LD}}$ input pin. Data in the DAC register is converted to an output current by the DAC.

Consuming only 10 μA from a single 5 V power supply, the AD5441 is the ideal low power, small size, high performance solution to many application problems.

The AD5441 is specified over the extended industrial (-40°C to $+125^\circ\text{C}$) temperature range. It is available in an 8-lead LFCSP and an 8-lead MSOP.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.




Figure 2. Integral Nonlinearity Error vs. Code

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| | | | |
|--|---|---|----|
| Features | 1 | Typical Performance Characteristics | 7 |
| Applications | 1 | Terminology | 10 |
| Functional Block Diagram | 1 | Parameter Definitions | 11 |
| General Description | 1 | General Circuit Information | 11 |
| Table of Contents | 2 | Output Impedance | 11 |
| Revision History | 2 | Applications Information | 11 |
| Specifications | 3 | Unipolar 2-Quadrant Multiplying | 11 |
| Electrical Characteristics | 3 | Bipolar 4-Quadrant Multiplying | 12 |
| Absolute Maximum Ratings | 4 | Interface Logic Information | 12 |
| ESD Caution | 4 | Digital Section | 12 |
| Pin Configurations and Function Descriptions | 5 | Outline Dimensions | 13 |

REVISION HISTORY

3/07—Revision PrA: Preliminary Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

@ $V_{DD} = 5\text{ V}$, $V_{REF} = 10\text{ V}$, $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|---|-----------------------|-----|-----|-----------|-------------------------|---|
| STATIC PERFORMANCE | | | | | | |
| Resolution | N | | | 12 | Bits | |
| Relative Accuracy | INL | | | ± 1.0 | LSB | |
| Differential Nonlinearity | DNL | | | ± 1.0 | LSB | All grades monotonic to 12 bits |
| Gain Error | G_{FSE} | | | ± 2.0 | LSB | Data = FFF _H |
| Gain Temperature Coefficient ¹ | TCG_{FS} | | | ± 5 | ppm/ $^{\circ}\text{C}$ | I _{OUT} pin measured |
| Output Leakage Current | I _{LKG} | | | ± 5 | nA | Data = 000 _H , I _{OUT} pin measured |
| | | | | ± 25 | nA | T _A = -40°C , $+125^{\circ}\text{C}$, Data = 000 _H , I _{OUT} pin measured |
| Zero-Scale Error | I _{ZSE} | | | 0.03 | LSB | Data = 000 _H |
| | | | | 0.15 | LSB | T _A = -40°C , $+125^{\circ}\text{C}$, Data = 000 _H |
| REFERENCE INPUT | | | | | | |
| Input Resistance | R _{REF} | 7 | | 15 | k Ω | Absolute temperature coefficient < 50 ppm/ $^{\circ}\text{C}$ |
| Input Capacitance ¹ | C _{REF} | | 5 | | pF | |
| ANALOG OUTPUT | | | | | | |
| Output Capacitance ¹ | C _{OUT} | | 25 | | pF | Data = 000 _H |
| | | | 30 | | pF | Data = FFF _H |
| DIGITAL INPUTS | | | | | | |
| Digital Input Low | V _{IL} | | | 0.8 | V | |
| Digital Input High | V _{IH} | 2.4 | | | V | |
| Input Leakage Current | I _{IL} | | | 1 | μA | V _{LOGIC} = 0 V to 5 V |
| Input Capacitance ¹ | C _{IL} | | | 10 | pF | V _{LOGIC} = 0 V |
| INTERFACE TIMING^{1,2} | | | | | | |
| Data Setup | t _{DS} | 10 | | | ns | |
| Data Hold | t _{DH} | 5 | | | ns | |
| Clock Width High | t _{CH} | 25 | | | ns | |
| Clock Width Low | t _{CL} | 25 | | | ns | |
| Load Pulse Width | t _{LD} | 25 | | | ns | |
| LD DAC High to MSB CLK High | t _{LD1} | 0 | | | ns | |
| LSB CLK to LD DAC | t _{ASB} | 0 | | | ns | |
| AC CHARACTERISTICS¹ | | | | | | |
| Output Current Settling Time | t _S | | | 1 | μs | To $\pm 0.01\%$ of full-scale, external op amp OP42 |
| DAC Glitch | Q | | | 20 | nVs | Data = 000 _H to FFF _H to 000 _H , V _{REF} = 0 V |
| Digital Feedthrough | | | TBD | | | |
| Feedthrough (V _{OUT} /V _{REF}) | FT | | 1 | | mV p-p | V _{REF} = 20 V p-p, data = 000 _H , f = 10 kHz |
| Total Harmonic Distortion | THD | | -85 | | dB | V _{REF} = 6 V rms, data = FFF _H , f = 1 kHz |
| Output Noise Density | e _n | | | 17 | nV/ $\sqrt{\text{Hz}}$ | 10 Hz to 100 kHz between R _{FB} and I _{OUT} |
| Multiplying Bandwidth | BW | | 2.4 | | MHz | -3 dB, V _{OUT} /V _{REF} , V _{REF} = 100 mV rms, data = FFF _H |
| Power Supply Range | V _{DD RANGE} | 3 | | 5 | V | |
| Positive Supply Current | I _{DD} | | | 10 | μA | V _{LOGIC} = 0 V or V _{DD} |
| Power Dissipation | P _{DISS} | | | 50 | μW | V _{LOGIC} = 0 V or V _{DD} |
| Power Supply Sensitivity | PSS | | | 0.002 | %/% | $\Delta V_{DD} = \pm 5\%$ |

¹ These parameters are guaranteed by design and not subject to production testing.

² All input control signals are specified with t_R = t_F = 2 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

ABSOLUTE MAXIMUM RATINGS

The AD5441 contains 346 transistors. The die size measures 70.3 mm × 57.1 mm = 4014 square mm.

Table 2.

| Parameter | Rating |
|---|--|
| V _{DD} to GND | −0.3 V, +8 V |
| V _{REF} to GND | ±18 V |
| R _{FB} to GND | ±18 V |
| Logic Inputs to GND | −0.3 V, V _{DD} + 0.3 V |
| V _{IOUT} to GND | −0.3 V, V _{DD} + 0.3 V |
| I _{OUT} Short Circuit to GND | 50 mA |
| Package Power Dissipation | (T _J max − T _A)/θ _{JA} |
| Thermal Resistance | |
| θ _{JA} : 8-Lead MSOP | 142°C/W |
| θ _{JA} : 8-Lead LFCSP ¹ | 75°C/W |
| θ _{JC} : 8-Lead MSOP | 44°C/W |
| θ _{JC} : 8-Lead LFCSP ¹ | 18°C/W |
| Maximum Junction Temperature (T _J max) | 150°C |
| Operating Temperature Range | −40°C to +125°C |
| Storage Temperature Range | −65°C to +150°C |
| Lead Temperature (Soldering, 10 sec) | 300°C |

¹ Exposed pad soldered to application board.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. 8-Lead LFCSP Pin Configuration




Figure 4. 8-Lead MSOP Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Descriptions |
|---------|------------------|--|
| 1 | V _{REF} | DAC Reference Input Pin. Establishes DAC full-scale voltage. Constant input resistance vs. code. |
| 2 | R _{FB} | Internal Matching Feedback Resistor. Connect to external op amp output. |
| 3 | I _{OUT} | DAC Current Output, full-scale output 1 LSB less than reference input voltage $-V_{REF}$. |
| 4 | GND | Analog and Digital Ground. |
| 5 | \overline{LD} | Load Strobe, Level-Sensitive Digital Input. Transfers shift-register data to DAC register while active low. See Table 4 for operation. |
| 6 | SRI | 12-Bit Serial Register Input, data loads directly into the shift register MSB first. Extra leading bits are ignored. |
| 7 | CLK | Clock Input, positive-edge clocks data into shift register. |
| 8 | V _{DD} | Positive Power Supply Input. Specified range of operation $5\text{ V} \pm 10\%$. |




Figure 5. Timing Diagram

Table 4. Control-Logic Truth Table

| CLK | LD | Serial Shift Register Function | DAC Register Function |
|----------------|----------------|--------------------------------------|--|
| ↑ ¹ | H | Shift-register-data advanced one bit | Latched |
| H or L | L | No effect | Updated with current shift register contents |
| L | ↑ ¹ | No effect | Latched all 12 bits |

¹ ↑ equals positive logic transition.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Total Unadjusted Error Histogram




Figure 9. Supply Current I_{DD} vs. Temperature




Figure 7. Full-Scale Output Temperature Coefficient Histogram




Figure 10. Supply Current I_{DD} vs. Clock Frequency




Figure 8. Supply Current I_{DD} vs. Logic Input Voltage




Figure 11. Power Supply Rejection Ratio (PSRR) vs. Frequency




Figure 12. Linearity Error vs. Digital Code




Figure 15. Large Signal Settling Time




Figure 13. Linearity Error vs. External Op Amp Offset Vos




Figure 16. Reference Multiplying Bandwidth vs. Frequency and Code




Figure 14. Midscale Transition Performance




Figure 17. Linearity Error vs. Reference Voltage




Figure 18. Long-Term Drift Accelerated by Burn-In

084492-018




Figure 19. THD vs. Frequency

084492-019

TERMINOLOGY

Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of the full-scale reading.

Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of -1 LSB maximum over the operating temperature range ensures monotonicity.

Gain Error

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For these DACs, ideal maximum output is $V_{REF} - 1$ LSB. Gain error of the DACs is adjustable to zero with external resistance.

Zero Scale Error

Calculated from worst-case R_{REF} :

$$I_{ZSE}(\text{LSB}) = (R_{REF} \times I_{LKG} \times 4096) / V_{REF}$$

Output Leakage Current

Output leakage current is the current that flows into the DAC ladder switches when they are turned off. For the I_{OUT} terminal, it can be measured by loading all 0s to the DAC and measuring the I_{OUT} current.

Output Capacitance

Capacitance from I_{OUT1} to AGND.

Digital-to-Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-s or nV-s, depending on whether the glitch is measured as a current or voltage signal.

Digital Feedthrough

When the device is not selected, high frequency logic activity on the device's digital inputs may be capacitively coupled through the device and produce noise on the I_{OUT} pins. This noise is coupled from the outputs of the device onto follow-on circuitry. This noise is digital feedthrough.

Multiplying Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC I_{OUT1} terminal when all 0s are loaded to the DAC.

Total Harmonic Distortion (THD)

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonics, such as second to fifth, are included.

$$THD = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1}$$

Compliance Voltage Range

The maximum range of (output) terminal voltage for which the device will provide the specified characteristics.

Output Noise Spectral Density

Calculation from

$$e_n = \sqrt{4KTRB}$$

where:

K = Boltzmann Constant (J/°K)

R = Resistance (Ω)

T = Resistor temperature (°K)

B = 1 Hz bandwidth


PARAMETER DEFINITIONS

GENERAL CIRCUIT INFORMATION

The AD5441 is a 12-bit multiplying DAC with a low temperature coefficient. It contains an R-2R resistor ladder network, data input and control logic, and two data registers.

The digital circuitry forms an interface in which serial data can be loaded under microprocessor control into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.

The analog portion of the AD5441 contains an inverted R-2R ladder network consisting of silicon-chrome, highly stable (50 ppm/°C), thin-film resistors, and 12 pairs of NMOS current-steering switches, see Figure 20. These switches steer binarily weighted currents into either I_{OUT} or GND; this yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at V_{REF} equal to R. The V_{REF} input may be driven by any reference voltage or current, ac or dc that is within the limits stated in the Absolute Maximum Ratings.



*THESE SWITCHES PERMANENTLY ON.

NOTES

1. SWITCHES SHOWN FOR DIGITAL INPUTS HIGH.

Figure 20. Simplified DAC Circuit

The 12 output current steering NMOS FET switches are in series with each R-2R resistor.

To further ensure accuracy across the full temperature range, permanently on MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. Figure 20 shows the location of the series switches. During any testing of the resistor ladder or R_{FEEDBACK} (such as incoming inspection), V_{DD} must be present to turn on these series switches.

OUTPUT IMPEDANCE

The AD5441's output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the I_{OUT} terminal, may be between 10 kΩ, the feedback resistor alone when all digital inputs are low, and 7.5 kΩ, the feedback resistor in parallel with approximate 30 kΩ of the R-2R ladder network resistance when any single bit logic is high. Static accuracy and dynamic performance will be affected by these variations.

APPLICATIONS INFORMATION

In most applications, linearity depends upon the potential of the I_{OUT} and GND pins being at the same voltage potential. The DAC is connected to an external precision op amp inverting input. The external amplifiers noninverting input should be tied directly to ground without the usual bias current compensating resistor (see Figure 21 and Figure 22). The selected amplifier should have a low input bias current and low drift over temperature. The amplifiers input offset voltage should be nulled to less than 200 mV (less than 10% of 1 LSB). All grounded pins should tie to a single common ground point to avoid ground loops. The V_{DD} power supply should have a low noise level with adequate bypassing. It is best to operate the AD5441 from the analog power supply and grounds.

UNIPOLAR 2-QUADRANT MULTIPLYING


The most straightforward application of the AD5441 is in the 2-quadrant multiplying configuration shown in Figure 21. If the reference input signal is replaced with a fixed dc voltage reference, the DAC output will provide a proportional dc voltage output according to the transfer equation

$$V_{OUT} = -D/4096 \times V_{REF}$$

where:

D is the decimal data loaded into the DAC register.

V_{REF} is the externally applied reference voltage source.



NOTES

1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 21. Unipolar (2-Quadrant) Operation

BIPOLAR 4-QUADRANT MULTIPLYING


Figure 22 shows a suggested circuit to achieve 4-quadrant multiplying operation. The summing amplifier multiplies V_{OUT1} by 2 and offsets the output with the reference voltage so that a midscale digital input code of 2048 places V_{OUT2} at 0 V. The negative full-scale voltage will be V_{REF} when the DAC is loaded with all zeros. The positive full-scale output will be $-(V_{REF} - 1 \text{ LSB})$ when the DAC is loaded with all ones. Therefore, the digital coding is offset binary. The voltage output transfer equation for various input data and reference (or signal) values follows

$$V_{OUT2} = (D/2048 - 1) - V_{REF}$$

where:

D is the decimal data loaded into the DAC register.

V_{REF} is the externally applied reference voltage source.



- NOTES
 1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. ADJUST R1 FOR $V_{OUT} = 0V$ WITH CODE 10000000 LOADED TO DAC.
 2. MATCHING AND TRACKING IS ESSENTIAL FOR RESISTOR PAIRS R3 AND R4.
 3. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED IF A1/A2 IS A HIGH SPEED AMPLIFIER.

Figure 22. Bipolar (4-Quadrant) Operation

06697010

INTERFACE LOGIC INFORMATION

The AD5441 has been designed for ease of operation. The timing diagram in Figure 5 illustrates the input register loading sequence. Note that the most significant bit (MSB) is loaded first. Once the 12-bit input register is full, the data is transferred to the DAC register by taking \overline{LD} momentarily low.

DIGITAL SECTION

The AD5441's digital inputs, SRI, \overline{LD} , and CLK, are TTL compatible. The input voltage levels affect the amount of current drawn from the supply; peak supply current occurs as the digital input (V_{IN}) passes through the transition region. See Figure 8 for the supply current vs. logic input voltage graph. Maintaining the digital input voltage levels as close as possible to the supplies, V_{DD} and GND, minimizes supply current consumption. The AD5441's digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry. Figure 23 shows the input protection diodes and series resistor; this input structure is duplicated on each digital input. High voltage static charges applied to the inputs are shunted to the supply and ground rails through forward-biased diodes. These protection diodes were designed to clamp the inputs to well below dangerous levels during static discharge conditions.




Figure 23. Digital Input Protection

06692-020

OUTLINE DIMENSIONS





Figure 24. 8-Lead Lead Frame Chip Scale Package [LFCSP_VD] (CP-8-1)

Dimensions are shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 25. 8-Lead Mini Small Outline Package [MINI_SO] (RM-8)

Dimensions are shown in millimeters

NOTES

NOTES

NOTES