

 V_{CCB}

 OB_1

 OB_2

 OB_3

GND_B

 OB_4

 OB_5

MON

OE_B

 IN_B

rev 0.2

3.3V CMOS Buffer Clock Driver


Features

- . Advanced CMOS Technology
- Guaranteed low skew < 500pS (max.)
- Very low duty cycle distortion < 1.0nS (max)
- Very low CMOS power levels
- TTL compatible inputs and outputs .
- Inputs can be driven from 3.3V or 5V components
- Two independent output banks with 3-state control .
- . 1:5 fanout per bank
- "Heartbeat" monitor output
- $V_{CC} = 3.3V \pm 0.3V$.
- Available in SSOP, SOIC and QSOP Packages

Functional Description

The ASM2P3805AH is a 3.3V, non-inverting clock driver built using advanced CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The ASM2P3805AH offers low capacitance inputs.

The ASM2P3805AH is designed for high speed clock distribution where signal quality and skew are critical. The ASM2P3805AH also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple receivers with low skew and high signal quality.



Block Diagram

Alliance Semiconductor

2575, Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com

Notice: The information in this document is subject to change without notice.

rev 0.2

Pin Description

Pin #	Pin Names	Description
9,12	$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
10,11	IN _A , IN _B	Clock Inputs
2,3,4,6,7	OA1-OA5	Clock Outputs
19,18,17,15,14	OB ₁ -OB ₅	Clock Outputs
1	V _{CCA}	Power supply for Bank A
20	V _{CCB}	Power supply for Bank B
5	GND _A	Ground for Bank A
16	GND _B	Ground for Bank B
8	GNDQ	Ground
13	MON	Monitor Output

Function Table

Inp	uts	Outputs				
$\overline{OE}_A, \overline{OE}_B$	IN _A , IN _B	OA _n , OB _n	MON			
L	L	L	L			
L	Н	н	Н			
Н		Z	L			
н	Н	Z	Н			
Note: H = HIGH; L = LOW; Z = High-Impedance						

Capacitance (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ¹	Conditions	Тур	Max	Unit		
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF		
Солт	Output Capacitance	V _{OUT} = 0V	5.5	8	pF		
Note: 1 This parameter is measured at characterization but not tested.							

Absolute Maximum Ratings¹

Symbol	Description	Мах	Unit
V _{TERM} ²	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ³	Terminal Voltage with Respect to GND	-0.5 to +7	V
V _{TERM} ⁴	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
I _{OUT}	DC Output Current	-60 to +60	mA
T _{STG}	Storage Temperature	-65 to +150	°C
TJ	Junction Temperature	150	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD 22- A114-B)	2	кv

Note: 1 These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

2. V_{CC} terminals.

3. Input terminals.

4. Outputs and I/O terminals.

DC Electrical Characteristics over Operating Range Following Conditions Apply Unless Otherwise Specified Commercial: $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 3.3V \pm 0.3V$; Industrial: $T_A = -40 \ 0^{\circ}C$ to +85°C, $V_{CC} = 3.3V \pm 0.3V$

Symbol	Parameter	Test Con	ditions ¹	Min	Typ ²	Мах	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic H		2	-	5.5	v
VIH	Input HIGH Level (I/O pins)	Guaranteeu Logic I		2	-	V _{CC} + 0.5	v
V _{IL}	Input LOW Level (Input and I/O pins)	Guaranteed Logic L	OW Level	-0.5		0.8	V
I _{IH}	Input HIGH Current (Input pins)	V _{cc} = Max.	V ₁ = 5.5V	-	-	±1	
чн	Input HIGH Current (I/O pins)	VCC- Max.	$V_I = V_{CC}$		-	±1	μA
IIL	Input LOW Current (Input pins)	V _{CC} = Max.	V _I = GND	-	R	±1	μΛ
11	Input LOW Current (I/O pins)	VCC- Max.	V _I = GND	ŀ		±1	
I _{OZH}	High Impedance Output Current	V _{cc} = Max.	$V_0 = V_{CC}$		-	±1	μA
I _{OZL}	(3-State Output Pins)		V _o = GND	-	-	±1	μπ
VIK	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18r	mA	Y	-0.7	-1.2	V
I _{ODH}	Output HIGH Current	V_{CC} = 3.3V, V_{IN} = V_{IH} or V_{IL} , V_O = 1.5 V^3		-36	-60	-110	mA
I _{ODL}	Output LOW Current	V_{CC} = 3.3V, V_{IN} = V_{IF} V_{IL} , V_{O} = 1.5V ³	l or	50	90	200	mA
V _{он}	Output HIGH Voltage	V _{cc} = Min.	I _{OH} = -0.1mA	V _{CC} -0.2	-	-	v
∨он	Culput I light Voltage	VIN = VIH or VIL	I _{OH} = -8mA	2.4 ⁵	3	-	v
			I _{OL} = 0.1mA	-	-	0.2	
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 16mA	-	0.2	0.4	V
			I _{OL} = 24mA	-	0.3	0.5	
I _{OFF}	Input Power Off Leakage	V _{CC} = 0V, V _{IN} = 4.5V		-	-	±1	μA
I _{OS}	Short Circuit Current ⁴	V_{CC} = Max., V_{O} = GND ³		-60	-135	-240	mA
V _H	Input Hysteresis	-		_	150	-	mV
I _{CCL} Iссн I _{CCZ}	Quiescent Power Supply Current	V_{CC} = Max. V _{IN} = GND or V _{CC}		-	0.1	10	μΑ

Notes:1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at V_{CC} = 3.3V, +25°C ambient. 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested. 5. $V_{OH} = V_{CC} - 0.6V$ at rated current.

Power Supply Characteristics

Symbol	Parameter	Test Condit	ions ¹	Min	Typ ²	Max	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = \	$V_{\rm CC} - 0.6 V^3$	-	10	30	μA
I _{CCD}	Dynamic Power Supply Current ⁴	VCC= Max. Outputs Open $\overline{OE}_{A} = \overline{OE}_{B}$ = GND Per Output Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	-	0.035	0.06	mA/ MHz
		V _{CC} = Max. Outputs Open f ₀ = 25MHz	V _{IN} = V _{CC} V _{IN} = GND	.	0.9	1.6	
		50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = V_{CC}$ Mon. Output Toggling	V _{IN} = V _{CC-} 0.6V V _{IN} = GND		0.9	1.6	
Ic	Total Power Supply Current ⁶	V_{cc} = Max. Outputs Open f_0 = 50MHz	V _{IN} = V _{CC} V _{IN} = GND	-	20	33 ⁵	mA
		50% Duty Cycle $OE_A = OE_B = GND$ Eleven Outputs Toggling	V _{IN} = V _{CC-} 0.6V V _{IN} = GND	-	20	33 ⁵	

Notes:

1. For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 3.3V_+25^\circ$ C ambient. 3. Per TTL driven input ($V_{N} = 3.3V_+25^\circ$ C ambient. 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations. 5. Values for these conditions are examples of the I_c formula. These limits are guaranteed but not tested.

6. Ic = Iourise containers are examples of the ic formula. These in Ic = Ioc + $\Delta I_{CC} D_H N_T + I_{CC} (f_0 N_0)$ I_{CC} = Quiescent Current (I_{CCL}, I_{CCH} and I_{CCZ}) ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = V_{CC} -0.6V) D_H = Duty Cycle for TTL Inputs High

 N_T = Number of TTL Inputs at D_H

 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) f_{0} = Output Frequency

No = Number of Outputs at fo

All currents are in milliamps and all frequencies are in megahertz.

Switching Characteristics Over Operating Range – Commercial^{3,4}

Symbol	Parameter	Conditions ¹	ASM2	P3805A	ASM2P	3805AH	Unit
Symbol	i didineter	Conditions	Min ²	Max	Min ²	Max	Onit
t _{PLH} t _{PHL}	Propagation Delay IN _A to OA _n , IN _B to OB _n		1.5	5.8	1.5	5	nS
t _R	Output Rise Time (0.8V to 2.0V)		-	2	-	2	nS
t _F	Output Fall Time (2.0V to 0.8V)		-	2	- /	2	nS
t _{sk(O)}	Output skew: skew between outputs of all banks of same package (inputs tied together)		-	0.5	_	0.5	nS
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} t _{PLH})	C∟= 50pF R∟= 500Ω	-	1		1	nS
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		-	1.5	5	1.2	nS
t _{PZL} t _{PZH}	Output Enable Time \overline{OE}_A to OA_n , \overline{OE}_B to OB_n		1.5	6.5	1.5	6	nS
t _{PLZ} t _{PHZ}	Output Disable Time \overline{OE}_A to OA_n , \overline{OE}_B to OB_n		1.5	5.5	1.5	5	nS


Switching Characteristics Over Operating Range – Industrial^{3,4}


Symbol	Symbol Parameter Conditions ¹		ASM2F	ASM2P3805A		3805AH	Unit
Symbol			Min ²	Мах	Min ²	Мах	Unit
t _{PLH} t _{PHL}	Propagation Delay IN_A to OA_n , IN_B to OB_n		1.5	5.8	1.5	5.2	nS
t _R	Output Rise Time (0.8V to 2.0V)		-	2	-	2	nS
t _F	Output Fall Time (2.0V to 0.8V)		-	2	-	2	nS
t _{sk(O)}	Output skew: skew between outputs of all banks of same package (inputs tied together)		-	0.6	-	0.6	nS
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} t _{PLH})	C _L = 50pF R _L = 500Ω	-	1	-	1	nS
tsk(T)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		-	1.5	-	1.2	nS
t _{PZL} t _{PZH}	Output Enable Time \overline{OE}_A to OA_n , \overline{OE}_B to OB_n		1.5	6.5	1.5	6	nS
t _{PLZ} t _{PHZ}	Output Disable Time \overline{OE}_A to OA_n , \overline{OE}_B to OB_n		1.5	5.5	1.5	5	nS

Note: 1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t_{PLH}, t_{PHL}, t_{SK(t)} are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.




Test Circuits and Waveforms





Pulse Skew - tSK(P)



Output Skew - tSK(X)


Switch Position

Test	Switch
Disable Low Enable Low	6V
Disable High Enable High	GND


Definitions:

 C_L = Load capacitance: includes jig and probe capacitance.

 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.



tSK(o) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1| Output Skew - tSK(O)



tSK(t) = [tPLH2 - tPLH1] or [tPHL2 - tPHL1]

Package Skew - tSK(T)


NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: f \leq 1.0MHz; tr \leq 2.5ns; tr \leq 2.5ns




Package Information





		Dimensions					
Symbol	Inch	ies	Millim	eters			
	Min	Max	Min	Max			
A	0.053	0.069	1.346	1.753			
A1	0.004	0.010	0.102	0.254			
A2		0.059		1.499			
D	0.337	0.344	8.560	8.738			
С	0.007	0.012	0.178	0.274			
E	0.228	0.244	5.791	6.198			
E1	0.150	0.157	3.810	3.988			
L	0.016	0.035	0.406	0.890			
L1	0.010 E	BASIC	0.254 I	BASIC			
b	0.203	0.325	0.008	0.014			
R1	0.003		0.08				
а	0°	8°	0°	8°			
е	0.025 E	BASIC	0.635 I	BASIC			


20-lead QSOP Package



			A	
		Dimen	sions	
Symbol	Inch	es	Millim	eters
	Min	Max	Min	Max
А	0.060	0.068	1.52	1.73
A1	0.004	0.008	0.10	0.20
b	0.009	0.012	0.23	0.30
С	0.007	0.010	0.18	0.25
D	0.337	0.344	8.56	8.74
Е	0.150	0.157	3.81	3.99
е	0.025	BSC	0.64 I	BSC
Н	0.230	0.244	5.84	6.20
h	0.010	0.016	0.25	0.41
	0.016	0.035	0.41	0.89
S	0.056	0.060	1.42	1.52
a	0°	8°	0°	8°




20L SOIC Package (300 mil)



		Dimensions				
Symbol	Inch	ies	Millim	eters		
	Min	Max	Min	Max		
Α	0.093	0.104	2.35	2.65		
A1	0.004	0.012	0.10	0.30		
A2	0.088	0.094	2.25	2.40		
D	0.496	0.512	12.60	13.00		
L	0.016	0.050	0.40	1.27		
E1	0.291	0.299	7.40	7.60		
R1	0.003		0.08			
b	0.013	0.022	0.33	0.56		
С	0.009	0.015	0.23	0.38		
E	0.394	0.419	10.00	10.65		
е	0.050	0 BSC 1.27 BSC		BSC		
а	0°	8°	0°	8°		

3.3V CMOS Buffer Clock Driver

Notice: The information in this document is subject to change without notice.




200

Ordering Information

Part Number	Marking	Package Type	Temperature
ASM2P3805AHG-20-AR	2P3805AHG	20-Pin SSOP, TAPE & REEL, Green	Commercial
ASM2P3805AHG-20-AT	2P3805AHG	20-Pin SSOP, TUBE, Green	Commercial
ASM2P3805AHG-20-DR	2P3805AHG	20-Pin QSOP, TAPE & REEL, Green	Commercial
ASM2P3805AHG-20-DT	2P3805AHG	20-Pin QSOP, TUBE, Green	Commercial
ASM2P3805AHG-20-SR	2P3805AHG	20-Pin SOIC, TAPE & REEL, Green	Commercial
ASM2P3805AHG-20-ST	2P3805AHG	20-Pin SOIC, TUBE, Green	Commercial
ASM2I3805AHG-20-AR	213805AHG	20-Pin SSOP, TAPE & REEL, Green	Industrial
ASM2I3805AHG-20-AT	213805AHG	20-Pin SSOP, TUBE, Green	Industrial
ASM2I3805AHG-20-DR	2l3805AHG	20-Pin QSOP, TAPE & REEL, Green	Industrial
ASM2I3805AHG-20-DT	213805AHG	20-Pin QSOP, TUBE, Green	Industrial
ASM2I3805AHG-20-SR	213805AHG	20-Pin SOIC, TAPE & REEL, Green	Industrial
ASM2I3805AHG-20-ST	213805AHG	20-Pin SOIC, TUBE, Green	Industrial
ASM2P3805AG-20-AR	2P3805AG	20-Pin SSOP, TAPE & REEL, Green	Commercial
ASM2P3805AG-20-AT	2P3805AG	20-Pin SSOP, TUBE, Green	Commercial
ASM2P3805AG-20-DR	2P3805AG	20-Pin QSOP, TAPE & REEL, Green	Commercial
ASM2P3805AG-20-DT	2P3805AG	20-Pin QSOP, TUBE, Green	Commercial
ASM2P3805AG-20-SR	2P3805AG	20-Pin SOIC, TAPE & REEL, Green	Commercial
ASM2P3805AG-20-ST	2P3805AG	20-Pin SOIC, TUBE, Green	Commercial
ASM2I3805AG-20-AR	213805AG	20-Pin SSOP, TAPE & REEL, Green	Industrial
ASM2I3805AG-20-AT	213805AG	20-Pin SSOP, TUBE, Green	Industrial
ASM2I3805AG-20-DR	213805AG	20-Pin QSOP, TAPE & REEL, Green	Industrial
ASM2I3805AG-20-DT	213805AG	20-Pin QSOP, TUBE, Green	Industrial
ASM2I3805AG-20-SR	2I3805AG	20-Pin SOIC, TAPE & REEL, Green	Industrial
ASM2I3805AG-20-ST	213805AG	20-Pin SOIC, TUBE, Green	Industrial

rev 0.2

Device Ordering Information



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.

rev 0.2



Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 www.alsc.com Copyright © Alliance Semiconductor All Rights Reserved Part Number: ASM2P3805AH Document Version: 0.2

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.