

# Process C1226

## CMOS 1.2 $\mu$ m

### 100V CMOS, Double Metal - Double Poly

#### Electrical Characteristics

T = 25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
<b>N-Channel High Voltage Transistor</b>						
Threshold Voltage	HVT <sub>N</sub>	0.70	0.90	1.10	V	
Punch Through Voltage	HVBVDSS <sub>N</sub>	120			V	
ON Resistance	HVPR <sub>0N</sub>	550	700	850	$\Omega$	W/L = 147/5
Operating Voltage			V <sub>GS</sub> = 5V V <sub>DS</sub> = 100V			
<b>N-Channel Low Voltage Transistor</b>						
Threshold Voltage	VT <sub>N</sub>	0.30	0.45	0.65	V	100x1.5 $\mu$ m
Body Factor	$\gamma$ <sub>N</sub>		0.475		V <sup>1/2</sup>	100x1.5 $\mu$ m
Conduction Factor	$\beta$ <sub>N</sub>	64	78	92	$\mu$ A/V <sup>2</sup>	100x100 $\mu$ m
Effective Channel Length	Leff <sub>N</sub>		1.35		$\mu$ m	100x1.5 $\mu$ m
Width Encroachment	$\Delta$ W <sub>N</sub>		0.4		$\mu$ m	Per side
Punch Through Voltage	BVDSS <sub>N</sub>	5	12		V	
Poly Field Threshold Voltage	VTFP <sub>N</sub>	8	15		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
<b>P-Channel High Voltage Transistor</b>						
Threshold Voltage	HVT <sub>P</sub>	-0.70	-0.90	-1.10	V	
Punch Through Voltage	HVBVDSS <sub>P</sub>	-120			V	
ON Resistance	HVPR <sub>0N</sub>	2000	2500	3000	$\Omega$	W/L = 139/5
Operating Voltage			V <sub>GS</sub> = 5V V <sub>DS</sub> = 100V		V	
<b>P-Channel Low Voltage Transistor</b>						
Threshold Voltage	VT <sub>P</sub>	-0.65	-0.45	-0.30	V	100x1.5 $\mu$ m
Body Factor	$\gamma$ <sub>P</sub>		0.6		V <sup>1/2</sup>	100x1.5 $\mu$ m
Conduction Factor	$\beta$ <sub>P</sub>	20	25	30	$\mu$ A/V <sup>2</sup>	100x100 $\mu$ m
Effective Channel Length	Leff <sub>P</sub>		1.5		$\mu$ m	100x1.5 $\mu$ m
Width Encroachment	$\Delta$ W <sub>P</sub>		0.4		$\mu$ m	Per side
Punch Through Voltage	BVDSS <sub>P</sub>	-5	-12		V	
Poly Field Threshold Voltage	VTF <sub>P(P)</sub>	-8	-12		V	

# Process C1226

## Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material p<100>						
Well (field) Sheet Resistance	$\rho_{N\text{-well}(f)}$	1.0	1.7	2.4	K $\Omega/\square$	n-well
N+ Sheet Resistance	$\rho_{N+}$	20	35	50	$\Omega/\square$	
N+ Junction Depth	$x_{jN+}$		0.3		$\mu\text{m}$	
P+ Sheet Resistance	$\rho_{P+}$	60	110	150	$\Omega/\square$	
P+ Junction Depth	$x_{jP+}$		0.3		$\mu\text{m}$	
High-Voltage Gate Oxide Th	$HT_{GOX}$		24		nm	
Gate Oxide Thickness	$T_{GOX}$		24		nm	
Interpoly Oxide	$IP_{OX}$	33.6	42.0	50.4	nm	
Gate Poly Sheet Resistance	$\rho_{POLY1}$		30.0		$\Omega/\square$	
Metal-1 Sheet Resistance	$\rho_{M1}$		45		m $\Omega/\square$	
Metal-2 Sheet Resistance	$\rho_{M2}$		29		m $\Omega/\square$	
Passivation Thickness	$T_{PASS}$		200+900		nm	oxide+nit.

## Layout Rules

### High Voltage Section Rules

Min Channel Width	4.0 $\mu\text{m}$	Diffusion Overlap of Contact	1.0 $\mu\text{m}$
Min Spacing, Active Region, 5V	2.0 $\mu\text{m}$	Poly Overlap of Contact	1.0 $\mu\text{m}$
Poly1 Width/Space	1.5/2.0 $\mu\text{m}$	Contact to Poly Space	1.5 $\mu\text{m}$
Poly2 Width/Space	3.0/2.0 $\mu\text{m}$	Metal-1 Overlap of Contact	1.0 $\mu\text{m}$
Contact Width/Space	1.5/1.5 $\mu\text{m}$	Minimum Pad Opening	65x65 $\mu\text{m}$
Via Width/Space	1.5/1.5 $\mu\text{m}$	Minimum Pad to Pad Spacing	5.0 $\mu\text{m}$
Metal-1 Width/Space	2.5/1.5 $\mu\text{m}$	Minimum Pad Pitch	80 $\mu\text{m}$
Metal-2 Width/Space	2.5/1.5 $\mu\text{m}$		