

DG3157

# High-Speed, Low r<sub>ON</sub>, SPDT Analog Switch (2:1 Multiplexer/Demultiplexer Bus Switch)

#### FEATURES

- Direct Cross to Industry Standard SN74LVC1G3157 NC7SB3157, NLASB3175, PI5A3157, and STG3157
- SC-70 6-Lead Package
- 1.65-V to 5.5-V V<sub>CC</sub> Operation
- 5-Ω Connection Between Ports
- Minimal Propagation Delay
- Break-Before-Make Switching
- Zero Bounce In Flow-Through Mode


#### DESCRIPTION

The DG3157 is a high-speed single-pole double-throw, low power, TTL-Compatible bus switch. Using sub-micro CMOS technology, the DG3157 achieves low on-resistance and negligible propagation delay.

The DG3157 can handle both analog and digital signals and permits signals with amplitudes of up to  $V_{CC}$  to be transmitted in either direction.

When the Select pin is low,  $B_0$  is connected to the output A pin. When the Select pin is high,  $B_1$  is connected to the output A pin. The path that is open will have a high-impedance state with respect to the output. Make-before-break is guaranteed. An eptiaxial layer prevents latch-up.

#### FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Device Marking: G1

TRUTH TABLE				
Logic Input (S)	Function			
0	B <sub>0</sub> Connected to A			
1	B <sub>1</sub> Connected to A			

ORDERING INFORMATION					
Temp Range	Package	Part Number			
-40 to 85°C	SC70-6	DG3157DL			

## **New Product**



#### **ABSOLUTE MAXIMUM RATINGS**

Reference to GND

V+
S, A, B <sup>a</sup> 0.3 to (V+ + 0.3 V)
Continuous Current (Any terminal) ±50 mA
Peak Current ± 200 mA
(Pulsed at 1 ms, 10% duty cycle)
Storage Temperature (D Suffix)

Power Dissipation (Packages)<sup>b</sup>

6-Pin SC70<sup>c</sup> ...... 250 mW

Notes:

- a. Signals on A, or B or S exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
  b. All leads welded or soldered to PC Board.
  c. Derate 3.1 mW/°C above 70°C

		Test Conditions Otherwise Unless Specified V+ = 3.0 V, V <sub>S</sub> = 0.25 V to 0.7 V+ <sup>e</sup>			Limits -40 to 85°C			
Parameter	Symbol			Temp <sup>a</sup>	Min <sup>b</sup>	Typc	Max <sup>b</sup>	Unit
DC Characteristics		I		ł	•		•	
		V+ = 1.65 to 1.95 V		Full	0.75 V+			- v
High Level Input Voltage	V <sub>SH</sub>	V+ = 2.3 to 5.5 V		Full	0.7 V+			
		V+ = 1.65 to 1.95 V		Full			0.25 V+	
Low Level Input Voltage	V <sub>SL</sub>		V+ = 2.3 to 5.5 V				0.3 V+	
			VBN = 0 V, I <sub>A</sub> = 30 mA	Full		6	7	Ω
		V+ = 4.5 V	VBN = 2.3 V, I <sub>A</sub> = -30 mA	Full		6	12	
			VBN = 4.5 V, I <sub>A</sub> = -30 mA	Full		9	15	
			VBN = 0 V, I <sub>A</sub> = 24 mA	Full		8	9	
On Resistance	R <sub>ON</sub>	V+ = 3.0 V	VBN = 3.0 V, I <sub>A</sub> = -24 mA	Full		12	20	
			VBN = 0 V, I <sub>A</sub> = 8 mA	Full		9	12	
		V+ = 2.3 V	VBN = 2.3 V, I <sub>A</sub> = -8 mA	Full		13	30	
		V+ = 1.65 V	VBN = 0 V, I <sub>A</sub> = 4 mA	Full		12	20	
			VBN = 1.8 V, I <sub>A</sub> = -4 mA	Full		18	50	
On Resistance Fitaness		0 < V <sub>BN</sub> < V+	V+ = 4.5 V, I <sub>A</sub> = -30 mA	Room		6		
	R <sub>FLAT</sub>		V+ = 3.0 V, I <sub>A</sub> = -24 mA	Room		12		
			V+ = 2.3 V, I <sub>Z</sub> = -8 mA	Room		22		
			V+ = 1.65 V, I <sub>A</sub> = -4 mA	Room		90		
	ΔR <sub>ON</sub>	V+ = 4.5 V, V <sub>BN</sub> = 3.15 V, I <sub>A</sub> = -30 mA		Room		0.32		
On Resistance Matching		V+ = 3.0 V, V <sub>BN</sub> = 2.1 V, I <sub>A</sub> = $-24$ mA		Room		0.31		-
Between Channels		V+ = 2.3 V, V <sub>BN</sub> = 1.6 V, I <sub>A</sub> = -8 mA		Room		0.30		
		V+ = 1.65 V, V <sub>BN</sub> = 1.15 V, I <sub>A</sub> = -4 mA		Room		0.29		
				Room	-0.1		0.1	
Input Leakage Current	IS	V+ = 5.5 V, V <sub>A</sub> = 5.5 V		Full	-1.0		-1.0	
		· · · · · · · · · · · · · · · · · · ·		Room	-0.1		0.1	
Off Stage Switch Leakage		V+ = 5.5 V, V <sub>A</sub> /V <sub>B</sub> = 0 V/5.5 V		Full	-1.0		-1.0	μΑ
		$V_{+} = 5.5 \text{ V}, \text{ V}_{\text{A}}/\text{V}_{\text{B}} = 0 \text{ V}/5.5 \text{ V}$		Room	-0.1		0.1	
On State Switch Leakage	BN(on)			Full	-1.0		-1.0	
Power Supply								
Power Supply Range	V+			Full	1.8		5.5	
Quiescent Supply Current	1+	$V_{+} = 5.5 V$ , $V_{A} = V_{B} = V_{+} \text{ or GND}$		Room			1	μA



SPECIFICATIONS									
		Test Condi Otherwise Unles		Limits -40 to 85°C					
Parameter	Symbol	V+ = 3.0 V, V <sub>S</sub> = 0.25 V to $0.7 V_{+}^{e}$		Temp <sup>a</sup>	Min <sup>b</sup>	Тур <sup>с</sup>	Max <sup>b</sup>	Unit	
AC Electrical Characte	eristice					•			
	T	V <sub>A</sub> = 0 V	V+ =1.65 to 1.95 V	Full					
			V+ =2.3 to 2.7 V	Full		1.2			
Prop Delay Time <sup>f</sup>	t <sub>PHL</sub> /t <sub>PLH</sub>		V+ =3.0 to 3.6 V	Full		0.8			
			V+ =4.5 to 5.5 V	Full		0.3		1	
				Room		10.2			
			V+ =1.65 to 1.95 V	Full		10.4			
				Room		5.9			
		V <sub>LOAD</sub> = 2 x V+ for t <sub>PZL</sub>	V+ =2.3 to 2.7 V	Full		6.2		-	
Output Enable Time <sup>f</sup>	t <sub>PZL</sub> /t <sub>PZH</sub>	$V_{LOAD} = 0$ V for $t_{PZH}$		Room		4.1			
			V+ =3.0 to 3.6 V	Full		4.5			
				Room		2.6			
			V+ =4.5 to 5.5 V	Full		2.9			
				Room		10.2		ns	
	t <sub>PLZ</sub> /t <sub>PHZ</sub>		V+ =1.65 to 1.95 V	Full		10.4		-	
			V+ =2.3 to 2.7 V	Room		5.9			
				Full		6.2			
Output Disable Time <sup>f</sup>		$V_{LOAD} = 2 \times V_{+}$ for $t_{PLZ}$ $V_{LOAD} = 0 V$ for $t_{PHZ}$	V+ =3.0 to 3.6 V	Room		4.1			
				Full		4.5			
			V+ =4.5 to 5.5 V	Room		2.6			
				Full		2.9			
		V+ =1.65 to 1.95 V		Full	0.5				
		V+ =2.3 to 2.7 V		Full	0.5			-	
Break-Before-Make Time <sup>d</sup>	t <sub>BBM</sub>	V+ =3.0 to 3.65 V		Full	0.5				
		V+ =4.5 to 5.5 V		Full	0.5				
		C <sub>L</sub> = 0.1 nF, V <sub>GEN</sub> = 0 V	V+ = 5 V	Room		7			
Charge Injectiond	Q	$R_{GEN} = 0 \Omega$	V+ = 3.3 V	Room		3		рС	
Analog Switch Charac	teristics			I		1	1		
Off Isolation <sup>d</sup>	OIRR			Room		-57.6			
Crosstalk <sup>d</sup>	X <sub>TALK</sub>	$R_L = 50 \ \Omega$ , f = 10 MHz		Room		-58.7		dB	
-3-db Bandwidth <sup>d</sup>	BW	R <sub>L</sub> = 50 Ω		Room		>250		MHz	
Capacitance				1	I	I	I	1	
Control Pin Capacitance <sup>d</sup>	C <sub>IN</sub>	V+ = 0 V		Room		4.9			
B Port Off Capacitanced	C <sub>IO-B</sub>	V+ = 5 V		Room		< 6.5	1	pF	
A Port Capacitance When Switch Enable <sup>d</sup>	C <sub>IO-A(on)</sub>			Room		< 18.5			

#### Notes:

Room = 25°C, Full = as determined by the operating suffix. a.

The algebraic convertion whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Typical values are for design aid only, not guaranteed nor subject to production testing. b.

c.

d. Guarantee by design, nor subjected to production test.


e.

 $V_{IN}$  = input voltage to perform proper function. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch. f.

**New Product** 




## LOGIC DIAGRAM (POSITIVE LOGIC)





## TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)






# **New Product**

# DG3157


# **Vishay Siliconix**

#### AC LOADING AND WAVEFORMS



TEST	SW
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$V_{LD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

Figure 2. AC Test Circuit



**Propagation Delay Times** 

Enable and Disable Time-Low- and High-Level Enabling

Figure 3. AC Waveforms

#### Notes:

- a.
- C<sub>L</sub> includes probe and jig capacitance. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. b.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. c.
- All input pulses are exappled by generators having the following characteristics:  $PRR \le 10 \text{ MHz}, Z_0 = 50 \Omega$ . The outputs are measured one at a time with one transition per measurement. d.
- e.
- f.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{dis}$ .
- g. h.  $r_{LD} = 2 V+.$
- i.


# DG3157


# Vishay Siliconix

**New Product** 




### **TEST CIRCUITS**






C<sub>L</sub> (includes fixture and stray capacitance)


Figure 4. Break-Before-Make Interval





IN depends on switch configuration: input polarity determined by sense of switch.








Figure 7. Channel Off/On Capacitance