## Design Idea DI-102 DPA-Switch ${ }^{\text {L }}$ Lowered Overvoltage for Power over Ethernet (PoE)



| Application | Device | Power Output | Input Voltage | Output Voltage | Topology |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PoE/VoIP | DPA423G | - | $36-57$ VDC | - | - |

## Design Highlights

- Optimized overvoltage for PoE Powered Devices (PD's)
- Turn-off threshold 65 VDC and turn-on threshold 63 VDC
- Compliance to IEEE 802.3af standards over complete voltage window ensures compatibility with power sending equipment


## Wide Hysteresis Overvoltage

The default under-voltage and overvoltage shutdown thresholds of the DPA-Switch are programmed with a single resistor $\left(\mathrm{R}_{\mathrm{LS}}\right)$ connected from the positive input voltage to the L-pin. The default overvoltage and under-voltage thresholds have a fixed ratio (approximately 2.7:1).

The operating voltage range for PoE systems is 36 VDC to 57 VDC, a much smaller ratio. Overvoltage Shutdown(OVSD) on the PD allows protection against possible system faults, giving the design an increased level of robustness. This can be achieved by adding a simple discrete circuit.


Figure 1. DPA-Switch with Lower OVSD $\left(R_{l}=10 \mathrm{M} \Omega\right.$, $R_{2}=560 \mathrm{k} \Omega, R_{3}=82 \mathrm{k} \Omega$ ).

## Operation

This circuit allows the overvoltage shutdown threshold to be set to approximately 63 VDC . The DPA-Switch detects the input voltage via the current in L-pin resistor $\mathrm{R}_{\mathrm{LS}}$. Above the OV-off threshold $(135 \mu \mathrm{~A})$, the DPA-Switch is disabled and below the OV-on threshold ( $131 \mu \mathrm{~A}$ ), the DPA-Switch becomes operational again. At start-up, transistor Q2 is pulled low (off) via resistor R5, so as not to interfere with the under-voltage detection threshold. Transistor Q2 is pulled high (on) via resistor R4 and will turn on once the input voltage comfortably exceeds the undervoltage turn-on level, at the defined threshold voltage $\left(\mathrm{V}_{\mathrm{IN}(\mathrm{th})}=\right.$ 60 VDC). When turned-on, transistor Q2 connects the Control pin $(\mathrm{C})$ voltage $\left(\mathrm{V}_{\mathrm{C}}\right)$ to the L-pin via R6, thus adding a fixed current (approximately $37 \mu \mathrm{~A}$ ) to the L-pin. This additional current lowers the OV on and off voltage thresholds.


Figure 2. L-Pin Current without/with Wide OVSD Circuit.

## Design Formulae

Component values are calculated as follows:
IEEE 802.3af overvoltage requiements are:

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{OV} \_ \text {OfF }}=63 \mathrm{VDC} & \text { Input voltage turn-off } \\
\mathrm{V}_{\mathrm{IN}(\mathrm{th})}=60 \mathrm{VDC} & \text { OVSD becomes active }
\end{array}
$$

From the DPA-Switch data sheet we have the following:

$$
\begin{array}{ll}
\mathrm{I}_{\text {OV_OfF }}=135 \mu \mathrm{~A} & \begin{array}{l}
\text { This is the } \mathrm{L}-\text { pin current at which } \\
\text { the device turns off }
\end{array} \\
\mathrm{V}_{\mathrm{L}}=2.5 \mathrm{VDC} & \text { L-pin voltage at } \mathrm{I}_{\mathrm{L}}=\mathrm{I}_{\text {Ov_OFF }} \\
\mathrm{V}_{\mathrm{C}}=5.8 \text { VDC } & \text { Control-pin voltage }
\end{array}
$$

Assumptions:
$\mathrm{V}_{\mathrm{Q} 1(\mathrm{BE})}=0.7 \mathrm{VDC}$
Transistor base-emitter voltage
$\beta=100$
$K=10$
Transistor minimum current gain This is the ratio of transistor bias versus collector current (larger K gives stronger bias)
$V_{I N(t h)}=\frac{\left(V_{L}+V_{Q 1(B E)}\right) \cdot\left(R_{4}+R_{5}\right)}{R_{5}}$
$V_{\text {OV_OFF }}=\left(I_{\text {OV_OFF }}-\frac{V_{C}-V_{L}}{R_{6}}\right) \cdot R_{L S}+V_{L}$

## Key Design Points

- $1 \%$ accuracy resistors should be used to maintain the highest accuracy for the OV on and off thresholds.
- To avoid interfering with the under-voltage thresholds, the voltage $\mathrm{V}_{\mathrm{IN}(\mathrm{th})}$, must be programmed above under-voltage levels.
- The $\mathrm{D}_{\text {MAX }}$ limit of the DPA-Switch linearly decreases with increasing input voltage (increasing L-pin current), when using only resistor $\mathrm{R}_{\mathrm{LS}}$ for under/overvoltage detection. However when the overvoltage threshold is modified with additional circuitry, this will effectively change the $\mathrm{D}_{\mathrm{MAX}}$ limit proportionally at voltages above the threshold voltage $\left(\mathrm{V}_{\mathrm{IN}(\mathrm{th}}\right)$. The power supply designer should therefore make sure that the power supply can still deliver the required power with the reduced maximum duty cycle at high line.

Resistor values R4, R5 and R6 are calculated as:

$$
\begin{aligned}
& R_{4} \geq \frac{\left(V_{\text {OV_OFF }}-V_{L}-V_{Q 1(B E)}\right) \cdot \beta}{I_{\text {OV_OFF }} \cdot K} \\
& R_{5} \geq \frac{\left(V_{L}+V_{Q 1(B E)}\right) \cdot R_{4}}{V_{\text {OV_OFF }}-V_{L}-V_{Q 1(B E)}} \\
& R_{6}=\frac{\left(V_{L}-V_{C}\right) \cdot R_{L S}}{V_{\text {OV_OFF }}-I_{\text {OV_OFF }} \cdot R_{L S}-V_{L}}
\end{aligned}
$$

## For the latest updates, visit www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS. The products and applications illustrated herein (transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, EcoSmart, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©Copyright 2005, Power Integrations, Inc.

| Power Integrations |  | 5245 Hellyer Avenue |  | San Jose, California 95138 |
| :---: | :---: | :---: | :--- | :--- |
| MAIN PHONE NUMBER | APPLICATIONS HOTLINE | APPLICATIONS FAX | For a complete listing of worldwide sales offices, |  |
| $+1408-414-9200$ | +1 | $408-414-9660$ | $+1408-414-9760$ | please visit www.powerint.com |

