
INTEGRATED CIRCUITS



Product specification

1995 May 25

IC19 Data Handbook



PHILIPS

Philips Semiconductors

FB2040A

FEATURES

- 8-bit BTL transceivers
- Separate I/O on TTL A-port
- Inverting
- Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.
- High drive 100mA BTL open collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity

- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Controlled output ramp and multiple GND pins minimize ground bounce
- Each BTL driver has a dedicated Bus GND for a signal return
- Glitch-free power up/power down operation
- Low I_{CC} current
- Tight output skew
- Supports live insertion
- Pins for the optional JTAG boundary scan function are provided
- High density packaging in plastic Quad Flat Pack

QUICK REFERENCE DATA

| SYMBOL | PARAMET | TER | TYPICAL | UNIT |
|--------------------------------------|--------------------------------|------------------------------------|------------|------|
| t _{PLH} t _{PHL} | Propagation delay Aln to Bn | | 4.4 3.1 | ns |
| t _{PLH} t _{PHL} | Propagation delay Bn to AOn | | 3.4 3.2 | ns |
| C _{OB} | Output capacitance (B0 - B7 on | ly) | 4 | pF |
| I _{OL} | Output current (B0 – B7 only) | | 100 | mA |
| | | Standby | 4 | |
| | | Aln to Bn (outputs Low or High) | 4 | |
| I _{CC} | Supply current | Bn to AOn (outputs Low) | 22 | mA |
| | | Bn to AOn (outputs High) | 12 | |

ORDERING INFORMATION

| PACKAGES | COMMERCIAL RANGE V _{CC} = 5V±10%; T _{amb} = 0°C to +70°C | DRAWING NUMBER |
|-------------------------------------|---|-------------------|
| 52-pin Plastic Quad Flat Pack (QFP) | FB2040BB | SOT379-1 |


ABSOLUTE MAXIMUM RATINGS

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

| SYMBOL | PARA | PARAMETER | | |
|------------------|--|---------------------------------|--------------------------|----|
| V _{CC} | Supply voltage | | -0.5 to +7.0 | V |
| N/ | | AI0 – AI7, OEB0, OEB1, OEA | -1.2 to +7.0 | v |
| V _{IN} | Input voltage | $\overline{B0} - \overline{B7}$ | -1.2 to +5.5 | |
| I _{IN} | Input current | Input current | | |
| V _{OUT} | Voltage applied to output in High outp | out state | -0.5 to +V _{CC} | V |
| | Current applied to output in Low | A0 – A7 | 48 | |
| IOUT | output state | $\overline{B0} - \overline{B7}$ | 200 | mA |
| T _{amb} | Operating free-air temperature range | -40 to ++85 | °C | |
| T _{STG} | Storage temperature | | -65 to +150 | °C |

FB2040A

PIN CONFIGURATION



DESCRIPTION

The FB2040A is an 8-bit bidirectional BTL transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. The FB2040A is an inverting transceiver.

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

The B-port interfaces to "Backplane Transceiver Logic" (See the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1Vp-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

The A-port operates at TTL levels with separate I/O. The 3-state A-port drivers are enabled when OEA goes High after an extra 6ns delay which is built in to provide a break-before-make function. When OEA goes Low, A-port drivers become High impedance without any extra delay. During power on/off cycles, the A-port drivers are held in a High impedance state when V_{CC} is below 2.5V.

The B-port has two output enables, OEB0 and $\overline{OEB1}$. When OEB0 is High and $\overline{OEB1}$ is Low the output is enabled. When OEB0 is Low

or if OEB1 is High, the B-port is inactive and is at the level of the backplane signal.

To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 5V level while V_{CC} is Low. If live insertion is not a requirement, the BIAS V pin should be tied to a V_{CC} pin.

The LOGIC GND and BUS GND pins are isolated in the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble-shoot.

The LOGIC V_{CC} and BUS V_{CC} pins are also isolated internally to minimize noise and may be externally decoupled separately or simply tied together.

JTAG boundary scan pins are provided with signals TMS, TCK, TDI and TDO. TMS and TCK are no-connects (no bond wires) and TDI and TDO are shorted together internally. Boundary scan functionality is not implemented at this time.

Product specification

FB2040A

PIN DESCRIPTION

| SYMBOL | PIN NUMBER | TYPE | NAME AND FUNCTION | |
|---------------------------------|-----------------------------------|--------|--|--|
| AI0 – AI7 | 51, 2, 3, 8, 9, 14, 18, 24 | Input | Data inputs (TTL) | |
| AO0 – AO7 | 50, 52, 4, 6, 10, 12, 16, 20 | Output | 3-state outputs (TTL) | |
| $\overline{B0} - \overline{B7}$ | 40, 38, 36, 34, 32, 30, 28, 26 | I/O | Data inputs/Open Collector outputs. High current drive (BTL) | |
| OEB0 | 46 | Input | Enables the B outputs when High | |
| OEB1 | 45 | Input | Enables the B outputs when Low | |
| OEA | 47 | Input | Enables the A outputs when High | |
| BUS GND | 41, 39, 37, 35, 33, 31, 29, 27 | GND | Bus ground (0V) | |
| LOGIC GND | 1, 5, 7, 11, 13, 15 | GND | Logic ground (0V) | |
| BUS V _{CC} | 23, 43 | Power | Positive supply voltage | |
| LOGIC V _{CC} | 49 | Power | Positive supply voltage | |
| BG V _{CC} | 17 | Power | Band Gap threshold voltage reference | |
| BG GND | 19 | GND | Band Gap threshold voltage reference ground | |
| BIAS V | 48 | Power | Live insertion pre-bias pin | |
| TMS | 42 | Input | Test Mode Select (optional, if not implemented then no-connect) | |
| TCK | 44 | Input | Test Clock (optional, if not implemented then no-connect) | |
| TDI | 22 | Input | Test Data In (optional, if not implemented then shorted to TDO) | |
| TDO | 21 | Output | Test Data Out (optional, if not implemented then shorted to TDI) | |
| NC | 25 | NC | No Connect | |

FUNCTION TABLE

| MODE | INPUTS | | | | | OUTPUTS | |
|---------------------|--------|-----|------|------|-----|---------|-------|
| MODE | Aln | Bn* | OEB0 | OEB1 | OEA | AOn | Bn* |
| | L | — | Н | L | L | Z | H** |
| Aln to Bn | Н | _ | Н | L | L | Z | L |
| | L | _ | Н | L | Н | L | H** |
| | Н | — | Н | L | Н | Н | L |
| Disable Bn outputs | Х | Х | L | Х | Х | Х | H** |
| | Х | Х | Х | Н | Х | Х | H** |
| | Х | L | L | Х | Н | Н | Input |
| Bn to AOn | Х | Н | Х | Н | Н | L | Input |
| Birto Aon | Х | L | Х | Н | Н | Н | Input |
| | Х | Н | Ĺ | Х | Н | L | Input |
| Disable AOn outputs | _ | Х | Х | Х | L | Z | Х |


H** = Goes to level of pull-up voltage
B* = Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.

FB2040A

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | | | LIMITS | | | | |
|-------------------------------|--------------------------------------|---------------------------------|------|--------|------|----------------|--|--|
| STNIDUL | | -R | NOM | MAX | UNIT | | | |
| V _{CC} | Supply voltage | | 4.5 | 5.0 | 5.5 | V | | |
| VIH | High-level input voltage | Except B0-B7 | 2.0 | | | v | | |
| ۷IH | r lightevel input voltage | <u>B0</u> – <u>B7</u> | 1.62 | 1.55 | | 1 [×] | | |
| VIL | Low-level input voltage | Except B0-B7 | | | 0.8 | v | | |
| VIL | Low-level input voltage | <u>B0</u> – <u>B7</u> | | | 1.47 |] ` | | |
| I _{IK} | Input clamp current | | | | -18 | mA | | |
| I _{OH} | High-level output current | AO0 – AO7 | | | -3 | mA | | |
| le. | Low-level output current AO0 – AO7 | AO0 – AO7 | | | 24 | mA | | |
| I _{OL} Low-level out | Low-level output current | $\overline{B0} - \overline{B7}$ | | | 100 | | | |
| C _{OB} | Output capacitance on B port | | | | 5 | pF | | |
| T _{amb} | Operating free-air temperature range | | 0 | | +70 | °C | | |

LOGIC DIAGRAM FOR FB2040



FB2040A

FB2040A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

| | DADAMETED | | TEAT CONDITIONO | | LIMITS | | |
|------------------|--|---|--|-----|------------------|------|----|
| SYMBOL | PARAMETE | ĸ | TEST CONDITIONS ¹ | | TYP ² | MAX | |
| I _{OH} | High level output current | <u>B0</u> – <u>B7</u> | $V_{CC} = MAX, V_{IL} = MAX, V_{IH} = MIN, V_{OH} = 2.1V$ | | | 100 | μΑ |
| I _{OFF} | Power-off output current | <u>B0</u> – B7 | $V_{CC} = 0.0V, V_{IL} = MAX, V_{IH} = MIN, V_{OH} = 2.1V$ | | | 100 | μΑ |
| V _{OH} | High-level output voltage | AO0 – AO7 ³ | $V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OH} = -3mA$ | 2.5 | 2.85 | | V |
| | | AO0 – AO7 ³ | $V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 24mA$ | | 0.33 | 0.5 | |
| V _{OL} | Low-level output voltage | $\overline{B0} - \overline{B7}$ | $V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 80mA$ | .75 | 1.0 | 1.10 | V |
| | | B0 - B7 | $V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 100mA$ | | | 1.15 | |
| V _{IK} | Input clamp voltage | - | $V_{CC} = MIN, I_I = I_{IK}$ | | | -1.2 | V |
| ł | Input current at maximum input voltage | OEB0, <u>OEB1</u> , OEA, AI0–AI7 | $V_{CC} = MAX, V_I = GND \text{ or } 5.5V$ | | | ±50 | μA |
| Iн | High-level input current | OEB0, <u>OEB1</u> , OEA, AI0–AI7 | $V_{CC} = MAX, V_I = 2.7V$ | | | 20 | μA |
| | | <u>B0</u> – <u>B7</u> | $V_{CC} = MAX, V_I = 2.1V$ | | | 100 | |
| ЦL | Low-level input current | OEB0, OEB1 , OEA, AI0–AI7 | $V_{CC} = MAX, V_I = 0.5V$ | | | -20 | μA |
| | · | <u>B0</u> – B7 | $V_{CC} = MAX, V_{I} = 0.75V$ | | | -100 | |
| I _{OZH} | Off-state output current | AO0 – AO7 | $V_{CC} = MAX, V_O = 2.7V$ | | | 50 | μA |
| I _{OZL} | Off-state output current | AO0 – AO7 | $V_{CC} = MAX, V_O = 0.5V$ | | | -50 | μA |
| I _{OS} | Short-circuit output current ⁴ | AO0 – AO7 only | $V_{CC} = MAX, V_O = 0.0V$ | -30 | | -150 | mA |
| | | I _{CCZ} (standby) | V _{CC} = MAX | | 19 | 30 | |
| | | I _{CCB,} AIn to Bn | V _{CC} = MAX, outputs Low or High | | 40 | 60 | |
| I _{CC} | I _{CC} Supply current (total) | I _{CCA,} Bn to AOn | V _{CC} = MAX, outputs Low | | 22 | 35 | mA |
| | | I _{CCA,} Bn to AOn | V _{CC} = MAX, outputs High | | 19 | 35 | |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. Due to test equipment limitations, actual test conditions are V_{IH} = 1.8V and V_{IL} = 1.3V for the B side.

4. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} should be performed last.

FB2040A

AC ELECTRICAL CHARACTERISTICS


| | | | | | | NITS | | |
|--------------------------------------|--|---|--|------------------------|------------|---|---------------|------|
| SYMBOL | PARAMETER | TEST CONDITION | T_{amb} = +25°C, V _{CC} = 5V, C _L = 50pF, R _L = 500 Ω | | | T _{amb} = 0 V _{CC} = 5 C _L = 50pF, | UNIT | |
| | | | MIN | TYP | MAX | MIN | MAX | |
| t _{PLH} t _{PHL} | Propagation delay, Bn to AOn | Waveform 1, 2 | 1.8 1.6 | 3.4 3.2 | 5.0 4.9 | 1.6 1.6 | 5.6 5.3 | ns |
| t _{PZH} t _{PZL} | Output enable time, OEA to AOn | Waveform 4, 5 | 1.0 1.0 | | 5.0 5.0 | 1.5 1.5 | 5.5 5.5 | ns |
| t _{PHZ} t _{PLZ} | Output disable time, OEA to AOn | Waveform 4, 5 | 1.5 1.5 | 3.3 3.3 | 4.8 5.4 | 1.2 1.3 | 5.0 5.9 | ns |
| t _{TLH} t _{THL} | Transition time, AOn Port (10% to 90% or 90% to 10%) | Test Circuit and Waveforms | 1.5 1.5 | 2.2 2.4 | 3.5 3.5 | 1.0 1.0 | 4.5 4.5 | ns |
| t _{SK} (o) | Output skew between receivers in same package ¹ | Waveform 3 | | 0.4 | 1.0 | | 1.0 | ns |
| | | | | E | B PORT LIN | NITS | | |
| SYMBOL | PARAMETER | TEST CONDITION $ \begin{array}{c} T_{amb} = +25^{\circ}C, \ V_{CC} = 5V, \\ C_D = 30pF, \ R_U = 9\Omega \end{array} $ | | | | T _{amb} = 0 V _{CC} = 5 C _D = 30pl | UNIT | |
| t _{PLH} t _{PHL} | Propagation delay, Aln to Bn | Waveform 1, 2 | 2.9 1.6 | 4.4 3.3 | 5.0 4.8 | 2.3 1.5 | 5.5 5.1 | ns |
| t _{PLH} t _{PHL} | Enable/disable time, OEB0 to Bn | Waveform 2 | 2.9 1.9 | 4.7 3.5 | 5.9 5.1 | 2.6 1.8 | 7.8 5.7 | ns |
| t _{PLH} t _{PHL} | Enable/disable time, OEB1 to Bn | Waveform 1 | 3.0 1.7 | 5.3 3.2 | 6.3 4.8 | 2.7 1.5 | 8.0 5.7 | ns |
| t _{TLH} t _{THL} | Transition time, Bn Port (1.3V to 1.8V) | Test Circuit and Waveforms | 1.0 0.5 | 1.4 1.1 | 3.0 3.0 | 1.0 0.5 | 3.0 3.0 | ns |
| t _{SK} (o) | Output skew between drivers in same package ¹ | Waveform 3 | | 0.3 | 1.0 | | 1.0 | ns |
| SYMBOL | PARAMETER | TEST CONDITION | | R _U = 16.5Ω | | R _U = | 16.5 Ω | UNIT |
| t _{PLH} t _{PHL} | Propagation delay, Aln to Bn | Waveform 1, 2 | 3.0 1.7 | 4.5 3.3 | 6.4 4.8 | 2.3 1.6 | 6.9 5.1 | ns |
| t _{PLH} t _{PHL} | Enable/disable time, OEB0 to Bn | Waveform 2 | 3.0 2.0 | 4.8 3.5 | 6.0 5.2 | 2.7 1.9 | 7.9 5.7 | ns |
| t _{PLH} t _{PHL} | Enable/disable time, OEB1 to Bn | Waveform 1 | 3.1 1.8 | 5.4 3.3 | 6.4 4.9 | 2.8 1.6 | 8.1 5.7 | ns |
| t _{TLH} t _{THL} | Transition time, Bn Port (1.3V to 1.8V) | Test Circuit and Waveforms | 1.0 0.5 | 1.5 1.1 | 3.0 3.0 | 1.0 0.5 | 3.0 3.0 | ns |
| t _{SK} (o) | Output skew between drivers in same package ¹ | Waveform 3 | | 0.3 | 1.0 | | 1.0 | ns |

NOTES:

 |t_{PN}actual – t_{PM}actual |for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.).


FB2040A

AC WAVEFORMS




FB2040A

TEST CIRCUIT AND WAVEFORMS



FB2040A



FB2040A

Data sheet status

| Data sheet status | Product status | Definition [1] |
|---------------------------|-------------------|---|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Date of release: 08-98

Document order number:

Let's make things better.



