## Description

The ICSLV810 is a low skew 1.5 V to $2.5 \mathrm{~V}, 1: 10$ fanout buffer. This device is specifically designed for data communications clock management. The large fanout from a single input line reduces loading on the input clock. The TTL level outputs reduce noise levels on the part. Typical applications are clock and signal distribution.

## Features

- Packaged in 20-pin QSOP/SSOP
- Split 1:10 fanout Buffer
- Maximum skew between outputs of different packages 0.75 ns
- Max propagation delay of 3.8 ns
- Operating voltage of 1.5 V to 2.5 V on Bank A
- Operating voltage of 1.5 V to 2.5 V on Banks B and C
- Advanced, low power, CMOS process
- Industrial temperature range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 3.3 V tolerant input when VDDA=2.5 V
- Available in Pb (lead) free packaging


## Block Diagram



## Pin Assignment

|  | 1 |  |  |
| :---: | :---: | :---: | :---: |
| CLKIN | 1 | 20 | $\square$ VDDB |
| GND | 2 | 19 | $\square$ CLK 10 |
| CLK 1 | 3 | 18 | $\square$ CLK 9 |
| VDDA | 4 | 17 | $\square$ GND |
| CLK $2 \square$ | 5 | 16 | $\square$ CLK 8 |
| GND | 6 | 15 | $\square$ VDDC |
| CLK 3 | 7 | 14 | $\square$ CLK 7 |
| VDDA | 8 | 13 | $\square \mathrm{GND}$ |
| CLK 4 | 9 | 12 | $\square$ CLK 6 |
| GND | 10 | 11 | $\square$ CLK 5 |
|  |  | SSO |  |

## Pin Descriptions

| Pin <br> Number | Pin <br> Name | Pin <br> Type | Pin Description |
| :---: | :---: | :--- | :--- |
| 1 | CLKIN | Input | Clock input. |
| 2 | GND | Power | Connect to ground. |
| 3 | CLK1 | Output | Clock output. |
| 4 | VDDA | Power | Connect to $+1.5-+2.5$ V. |
| 5 | CLK2 | Output | Clock output. |
| 6 | GND | Power | Connect to ground. |
| 7 | CLK3 | Output | Clock output. |
| 8 | VDDA | Power | Connect to $+1.5-+2.5$ V. |
| 9 | CLK4 | Output | Clock output. |
| 10 | GND | Power | Connect to ground. |
| 11 | CLK5 | Output | Clock output. |
| 12 | CLK6 | Output | Clock output. |
| 13 | GND | Power | Connect to ground. |
| 14 | CLK7 | Output | Clock output. |
| 15 | VDDC | Power | Connect to $+1.5-2.5 \mathrm{~V}$. |
| 16 | CLK8 | Output | Clock output. |
| 17 | GND | Power | Connect to ground. |
| 18 | CLK9 | Output | Clock output. |
| 19 | CLK10 | Output | Clock output. |
| 20 | VDDB | Power | Connect to $+1.5-2.5$ V. |

## External Components

The ICSLV810 requires a minimum number of external components for proper operation.

## Decoupling Capacitors

Decoupling capacitors of $0.01 \mu \mathrm{~F}$ must be connected between VDD and GND, as close to these pins as possible. For optimum device performance, the decoupling capacitors should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

## Series Termination Resistor

When the PCB trace between the clock outputs and the loads are over 1 inch, series termination should be used. To series terminate a $50 \Omega$ trace (a commonly used trace impedance) place a $33 \Omega$ resistor in series
with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20 $\Omega$.

## PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

1) The $0.01 \mu \mathrm{~F}$ decoupling capacitors should be mounted on the component side of the board as close to the VDD pins as possible. No vias should be used between the decoupling capacitors and VDD pins. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via.
2) To minimize EMI the $33 \Omega$ series termination resistor, if needed, should be placed close to the clock output.

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICSLV810. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, VDD MAX | 7 V |
| All Inputs and Outputs | -0.5 V to VDDA +1.2 V |
| Ambient Operating Temperature | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Soldering Temperature | $260^{\circ} \mathrm{C}$ |

## Recommended Operation Conditions

| Parameter | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Ambient Operating Temperature | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Power Supply Voltage (measured with respect to GND), VDDA | 1.425 |  | 2.625 | V |
| Power Supply Voltage (measured with respect to GND), VDDB | 1.425 |  | 2.625 | V |
| Power Supply Voltage (measured with respect to GND), VDDC | 1.425 |  | 2.625 | V |

## DC Electrical Characteristics—CLKIN and Bank A

VDDA $=2.5 \mathrm{~V}$, Ambient Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | VDDA |  |  | 1.425 |  | 2.625 | V |
| Quiescent Power Supply Current | IDDA | No Load $\mathrm{F}=40 \mathrm{MHz}$ |  |  | 15 |  | mA |
| Short Circuit Current | Ios | CLK 1-5 |  |  | $\pm 80$ |  | mA |
| Input High Voltage, CLKIN | $\mathrm{V}_{\mathrm{IH}}$ | Guaranteed Logic Level High |  | 1.6 |  |  | V |
| Input Low Voltage, CLKIN | $\mathrm{V}_{\mathrm{IL}}$ | Guaranteed Logic Level Low |  |  |  | 0.8 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { VIN }=\text { VIH or } \\ & \text { VIL } \end{aligned}$ | $\mathrm{IOH}=-7 \mathrm{~mA}$ | 1.8 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \text { VIN = VIH or } \\ & \text { VIL } \end{aligned}$ | $\mathrm{loL}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| Input High Current | IIH | VDD $=$ max | $\mathrm{VIN}=2.4 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Input Low Current | IIL | VDD $=$ max | $\mathrm{VIN}=0.5 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |
| Input High Current | 11 | VDD $=$ max | $\begin{aligned} & \text { VIN = VDD } \\ & \quad(\max ) \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Input Capacitance | CIN | VIN $=0 \mathrm{~V}$, Note 1 |  |  | 5 | 6.0 | pF |
| Output Capacitance | Cout | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}, \\ & \text { Note1 } \end{aligned}$ |  |  | 5.5 | 8.0 | pF |

Note1: This parameter is not tested, guaranteed by design.

## DC Electrical Characteristics-Bank B

VDDB = 2.5 V, Ambient Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |  |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Operating Voltage | VDDB |  | 1.425 |  | 2.625 | V |  |
| Quiescent Power <br> Supply Current | IDDB | VDDB $=2.5 \mathrm{~V}$ <br> No Load <br> $\mathrm{F}=40 \mathrm{MHz}$ |  |  | 7 |  | mA |
|  | VDDB $=1.5 \mathrm{~V}$ <br> No Load <br> $\mathrm{F}=40 \mathrm{MHz}$ |  |  | 3 |  | mA |  |
| Short Circuit <br> Current | IOS | VDDB $=1.5 \mathrm{~V}$ | CLK8-10 |  | $\pm 35$ |  | mA |
|  |  | VDDB $=2.5 \mathrm{~V}$ | CLK8-10 |  | $\pm 80$ |  | mA |


| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{VDDB}=1.5 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-7 \mathrm{~mA}$ | 1.1 |  |  | V |
|  |  | $\begin{aligned} & \hline \mathrm{VDDB}=2.5 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-7 \mathrm{~mA}$ | 1.8 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{VDDB}=1.5 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{loL}=12 \mathrm{~mA}$ |  |  | 0.42 | V |
|  |  | $\begin{aligned} & \mathrm{VDDB}=2.5 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{loL}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| Input High Current | IIH | VDDB $=$ max |  |  |  | 1 | $\mu \mathrm{A}$ |
| Input Low Current | IIL | VDDB $=$ max |  |  |  | -1 | $\mu \mathrm{A}$ |
| Input High Current | 11 | $\begin{aligned} & \text { VDDB = max, } \\ & \text { VIN = VDD (max) } \end{aligned}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| Input Capacitance | CIN | VIN = OV, Note 1 |  |  | 5 | 6.0 | pF |
| Output Capacitance | Cout | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \text {, }$ <br> Note 1 |  |  | 5.5 | 8.0 | pF |

Note1: This parameter is not tested, guaranteed by design.

## DC Electrical Characteristics-Bank C

VDDC = 2.5 V, Ambient Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | VDDC |  |  | 1.425 |  | 2.625 | V |
| Quiescent Power Supply Current | IDDC | $\mathrm{VDDC}=2.5 \mathrm{~V}$ <br> No Load $\mathrm{F}=40 \mathrm{MHz}$ |  |  | 3 |  | mA |
|  |  | $\begin{aligned} & \text { VDDC }=1.5 \mathrm{~V} \\ & \text { No Load } \\ & \mathrm{F}=40 \mathrm{MHz} \end{aligned}$ |  |  | 2 |  | mA |
| Short Circuit Current | Ios | VDDC $=1.5 \mathrm{~V}$ | CLK6-7 |  | $\pm 35$ |  | mA |
|  |  | VDDC $=2.5 \mathrm{~V}$ | CLK6-7 |  | $\pm 80$ |  | mA |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{VDDC}=1.5 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-7 \mathrm{~mA}$ | 1.1 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{VDDC}=2.5 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-7 \mathrm{~mA}$ | 1.8 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{VDDC}=1.5 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{loL}=12 \mathrm{~mA}$ |  |  | 0.42 | V |
|  |  | $\begin{aligned} & \mathrm{VDDC}=2.5 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{loL}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| Input High Current | IIH | VDDC $=$ max |  |  |  | 1 | $\mu \mathrm{A}$ |
| Input Low Current | IIL | VDDC $=$ max |  |  |  | -1 | $\mu \mathrm{A}$ |


| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Input High Current | II | VDDC = max, <br> VIN = VDD (max) |  |  |  | 20 |
| Input Capacitance | CIN | VIN = 0V, Note1 |  |  | 5 | 6.0 |
| Output Capacitance | Cout | VOUT <br> No OV, <br> Note 1 |  |  | 5.5 | 8.0 |

Note1: This parameter is not tested, guaranteed by design.

## AC Electrical Characteristics—Bank A

VDDA $=2.5 \mathrm{~V}$, Ambient Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Skew: skew between outputs of same package | tsk(0) | $\begin{aligned} & \hline \mathrm{CL}=3 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega \\ & \text { Figure } 3 \end{aligned}$ | -200 |  | 200 | ps |
| Pulse Skew: skew between opposite transitions of same output (tPLH-tPHL) | tsk(P) | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega \\ & \text { Figure } 4 \end{aligned}$ | -200 |  | 200 | ps |
| Propagation Delay | tpLH / tpHL | $\begin{aligned} & C L=3 \mathrm{pF}, \\ & R L=500 \Omega \end{aligned}$ $\text { Figure } 2$ | 1.5 | 2.6 | 3.5 | ns |
| Part to Part Skew | tsk(t) | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega \end{aligned}$ <br> Figure 5 | -650 |  | 650 | ps |
| Output Rise Time 20\% to 80\% | tro | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega \end{aligned}$ |  | 0.8 |  | ns |
| Output Fall Time 80\% to 20\% | tf(o) | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega \end{aligned}$ |  | 0.8 |  | ns |
| Additive Jitter | $\mathrm{t}_{\mathrm{J}}$ | All Outputs |  |  | 50 | ps |
| Duty Cycle Measured at VDD/2 | DC | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 45 |  | 55 | \% |
| Duty Cycle, VDDA $=1.8 \mathrm{~V}$ | DC |  | 40 | 50 | 60 | \% |
| Output Frequency Range |  |  | 1 |  | 133 | MHz |

## AC Electrical Characteristics—Bank B

VDDB = 2.5 V, Ambient Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Skew: skew between outputs of same package | tsk(0) | $C L=3 \mathrm{pF}, \mathrm{RL}=500 \Omega$ <br> Figure 3 | -200 |  | 200 | ps |
| Pulse Skew: skew between opposite transitions of same output (tPLH-tPHL) | tsk(P) | $\mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega$ <br> Figure 4 | -200 |  | 200 | ps |
| Propagation Delay | tpLH / tpHL | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega, \\ & \mathrm{VDDB}=1.5 \mathrm{~V} \end{aligned}$ <br> Figure 2 |  | 5.5 |  | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega, \\ & \mathrm{VDDB}=2.5 \mathrm{~V} \end{aligned}$ <br> Figure 2 | 1.5 | 2.6 | 3.5 | ns |
| Part to Part Skew |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDB}=1.5 \mathrm{~V} \end{aligned}$ <br> Figure 5 | -1 |  | 1 | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDB}=2.5 \mathrm{~V} \end{aligned}$ <br> Figure 5 | -650 |  | 650 | ps |
| Output Rise Time $20 \%$ to $80 \%$ | $\operatorname{tr}(0)$ | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDB}=1.5 \mathrm{~V} \end{aligned}$ |  | 1.0 |  | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDB}=2.5 \mathrm{~V} \end{aligned}$ |  | 0.8 |  | ns |
| Output Fall Time $80 \%$ to $20 \%$ | tf(0) | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDB}=1.5 \mathrm{~V} \end{aligned}$ |  | 1.0 |  | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDB}=2.5 \mathrm{~V} \end{aligned}$ |  | 0.8 |  | ns |
| Additive Jitter | $\mathrm{t}_{\mathrm{J}}$ | All Outputs, VDDB $=1.5 \mathrm{~V}$ |  |  | 34 | ps |
|  |  | All Outputs, VDDB $=2.5 \mathrm{~V}$ |  |  | 50 | ps |
| Duty Cycle Measured at VDD/2 | DC | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 45 |  | 55 | \% |
| Duty Cycle, VDDB $=1.8 \mathrm{~V}$ | DC |  | 40 | 50 | 60 | \% |
| Output Frequency Range |  |  | 1 |  | 133 | MHz |

## AC Electrical Characteristics—Bank C

VDDC $=2.5 \mathrm{~V}$, Ambient Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Skew: skew between outputs of same package | tsk(0) | $C L=3 \mathrm{pF}, \mathrm{RL}=500 \Omega$ <br> Figure 3 | -200 |  | 200 | ps |
| Pulse Skew: skew between opposite transitions of same output (tPLH-tPHL) | tsk(P) | $C L=3 \mathrm{pF}, \mathrm{RL}=500 \Omega$ <br> Figure 4 | -200 |  | 200 | ps |
| Propagation Delay | tpLH / tpHL | $\begin{aligned} & C L=3 \mathrm{pF}, \mathrm{RL}=500 \Omega, \\ & \mathrm{VDDC}=1.5 \mathrm{~V} \end{aligned}$ <br> Figure 2 |  | 5.5 |  | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega, \\ & \mathrm{VDDC}=2.5 \mathrm{~V} \end{aligned}$ <br> Figure 2 | 1.5 | 2.6 | 3.5 | ns |
| Part to Part Skew |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDC}=1.5 \mathrm{~V} \end{aligned}$ <br> Figure 5 | -1 |  | 1 | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDC}=2.5 \mathrm{~V} \end{aligned}$ <br> Figure 5 | -650 |  | 650 | ps |
| Output Rise Time 20\% to 80\% | tro | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDC}=1.5 \mathrm{~V} \end{aligned}$ |  | 1.0 |  | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDC}=2.5 \mathrm{~V} \end{aligned}$ |  | 0.8 |  | ns |
| Output Fall Time 80\% to 20\% | $\mathrm{tf}(0)$ | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDC}=1.5 \mathrm{~V} \end{aligned}$ |  | 1.0 |  | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=3 \mathrm{pF}, \mathrm{RL}=500 \Omega \\ & \mathrm{VDDC}=2.5 \mathrm{~V} \end{aligned}$ |  | 0.8 |  | ns |
| Additive Jitter | $t_{J}$ | All Outputs, VDDC $=1.5 \mathrm{~V}$ |  |  | 34 | ps |
|  |  | All Outputs, VDDC $=2.5 \mathrm{~V}$ |  |  | 50 | ps |
| Duty Cycle Measured at VDD/2 | DC | $\begin{aligned} & C L=3 \mathrm{pF}, \\ & R L=500 \Omega \end{aligned}$ | 45 |  | 55 | \% |
| Duty Cycle, VDDC=1.8V | DC |  | 40 | 50 | 60 | \% |
| Output Frequency Range |  |  | 1 |  | 133 | MHz |

## Thermal Characteristics for 20QSOP

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Thermal <br> Ambient | $\theta_{\mathrm{JA}}$ | Still air |  | 135 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta_{\mathrm{JA}}$ | $1 \mathrm{~m} / \mathrm{s}$ air flow |  | 93 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta_{\mathrm{JA}}$ | $3 \mathrm{~m} / \mathrm{s}$ air flow |  | 78 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Case | $\theta_{\mathrm{JC}}$ |  |  | 60 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Thermal Characteristics for 20SOIC

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Thermal <br> Ambient | $\theta_{\mathrm{JA}}$ | Still air |  | 83 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta_{\mathrm{JA}}$ | $1 \mathrm{~m} / \mathrm{s}$ air flow |  | 71 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta_{\mathrm{JA}}$ | $3 \mathrm{~m} / \mathrm{s}$ air flow |  | 58 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Case | $\theta_{\mathrm{JC}}$ |  |  | 46 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |



Figure 1. Load Circuit


Figure 2. Propagation Delay

$\left(\mathrm{t}_{\mathbf{S K}(0)}=\left|\mathrm{t}_{\mathrm{PLH} 2}-\mathrm{t}_{\mathrm{PHL}}\right|\right.$ or $\left.\left|\mathrm{t}_{\mathrm{PLH} 1}-\mathrm{t}_{\mathrm{PHL}}\right|\right)$
Figure 3. Output Skew


Figure 4. Pulse Skew ( $\mathbf{t}_{\mathbf{S K}(\mathrm{p})}=|\mathrm{tpLH}-\mathrm{tpH}|$ )

( $\mathrm{t}_{\mathrm{SK}(\mathrm{O})}=\left|\mathrm{t}_{\mathrm{PLH} 2}-\mathrm{t}_{\mathrm{PHL2}}\right|$ or $\left.\left|\mathrm{t}_{\mathrm{PLH} 1}-\mathrm{t}_{\mathrm{PHL},}\right|\right)$
Figure 5. Part-to-Part Skew

## Package Outline and Package Dimensions (20-pin QSOP, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95

|  | Millimeters |  | Inches* $^{*}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min | Max | Min | Max |  |  |
| A | 1.35 | 1.75 | .053 | .069 |  |  |
| A1 | 0.10 | 0.25 | .0040 | .010 |  |  |
| A2 | -- | 1.50 | -- | .059 |  |  |
| b | 0.20 | 0.30 | 0.008 | 0.012 |  |  |
| C | 0.18 | 0.25 | .007 | .010 |  |  |
| D | 8.55 | 8.75 | .337 | .344 |  |  |
| E | 5.80 | 6.20 | .228 | .244 |  |  |
| E1 | 3.80 | 4.00 | .150 | .157 |  |  |
| e | 0.635 |  | Basic | 0.025 |  | Basic |
| L | 0.40 | 1.27 | .016 | .050 |  |  |
| $\alpha$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  |  |
| $8^{\circ}$ |  |  |  |  |  |  |

*For reference only. Controlling dimensions in mm .


ICSLV810

## Package Outline and Package Dimensions (20-pin SSOP, 209 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95


|  | Millimeters |  | Inches* $^{*}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Min | Max | Min | Max |
| A | - | 2.00 | - | .079 |
| A1 | 0.05 | - | .002 | - |
| A2 | 1.65 | 1.85 | .065 | .073 |
| b | 0.22 | 0.38 | 0.009 | 0.015 |
| c | 0.09 | 0.25 | .0035 | .010 |
| D | 6.90 | 7.50 | .271 | .295 |
| E | 7.40 | 8.20 | .291 | .323 |
| E1 | 5.00 | 5.60 | .197 | .220 |
| e | 0.65 | Basic | 0.0256 Basic |  |
| L | 0.55 | 0.95 | .022 | .037 |
| $\alpha$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |

*For reference only. Controlling dimensions in mm.


## Ordering Information

| Part / Order Number | Marking | Shipping Packaging | Package | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| ICSLV810RI | ICSLV810RI | Tubes | 20 -pin QSOP | -40 to $+85^{\circ} \mathrm{C}$ |
| ICSLV810RIT | ICSLV810RI | Tape and Reel | 20 -pin QSOP | -40 to $+85^{\circ} \mathrm{C}$ |
| ICSLV810FI | ICSLV810FI | Tubes | 20 -pin SSOP | -40 to $+85^{\circ} \mathrm{C}$ |
| ICSLV810FIT | ICSLV810FI | Tape and Reel | 20 -pin SSOP | -40 to $+85^{\circ} \mathrm{C}$ |
| ICSLV810RILF | LV810RILF | Tubes | 20 -pin QSOP | -40 to $+85^{\circ} \mathrm{C}$ |
| ICSLV810RILFT | LV810RILF | Tape and Reel | 20 -pin QSOP | -40 to $+85^{\circ} \mathrm{C}$ |
| ICSLV810FILF | LV810FILF | Tubes | 20 -pin SSOP | -40 to $+85^{\circ} \mathrm{C}$ |
| ICSLV810FILFT | LV810FILF | Tape and Reel | 20 -pin SSOP | -40 to $+85^{\circ} \mathrm{C}$ |

Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

## Revision History

| Rev. | Originator | Date | Description of Change |
| :---: | :---: | :---: | :---: |
| A | P.Griffith | 03/25/05 | New device/datasheet. |
| B | P.Griffith | 05/02/05 | Released from Preliminary to final; changed Short Circuit Current parameter in 2.5 V DC Char table to $\pm 80 \mathrm{~mA}$; changed Short Circuit Current parameter in 1.5 V DC Char table to $\pm 35 \mathrm{~mA}$ |
| C | P.Griffith | 05/12/05 | Added bullet in "Features" for operating voltage of 2.5 V on Bank A and specified that operating voltages of 1.5 and 2.5 V are on Banks B and C ; changed block diagram input and pin 1 from IN to CLKIN; removed +1.5 V spec from pin 4 and pin 8 descriptions; added "VDDA + 1.2 V" to "All Inputs and Outputs" section of Absolute Maximum Ratings; added min and max values for Banks A, B, and C "Power Supply Voltage" in Recommended Operating Conditions; expanded DC Electrical Char tables in to include a separate table for Banks A, B, and C; expanded AC Electrical Char tables in to include a separate table for Banks A, B, and C; |
| D | P.Griffith | 06/21/05 | Added 209 mil 20-pin SSOP package and ordering info. |
| E | K. Beckmeyer | 07/27/05 | Specified operating voltage on Bank A from 1.5 V to 2.5 V ; Added figures 4 and 5 on page 10 to explain Pulse Skew and Part-to-Part Skew; Changed Output Frequency Max Specification to 133 MHz in AC Electrical Char tables for Banks A, B, and C; Added Duty Cycle Spec for VDD $=1.5 \mathrm{~V}$ in AC Electrical Char tables for Banks A, B, C; Changed CLK conditions in DC Electrical Char tables on Banks B and C; removed SOIC package. |
| F | K. Beckmeyer | 10/13/05 | Added "LF" packaging and ordering info to both "R" and"F" packages. |

