

**SMPS MOSFET**


**IRFIB5N50L**

**Applications**

- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control applications

**HEXFET® Power MOSFET**

<b>V<sub>DSS</sub></b>	<b>R<sub>DS(on)</sub> typ.</b>	<b>T<sub>rr</sub> typ.</b>	<b>I<sub>D</sub></b>
500V	0.67Ω	73ns	4.7A



**Features and Benefits**

- SuperFast body diode eliminates the need for external diodes in ZVS applications.
- Lower Gate charge results in simpler drive requirements.
- Enhanced dv/dt capabilities offer improved ruggedness.
- Higher Gate voltage threshold offers improved noise immunity.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	4.7	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	3.0	A
I <sub>DM</sub>	Pulsed Drain Current ①	16	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	42	W
	Linear Derating Factor	0.33	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	±30	V
dv/dt	Peak Diode Recovery dv/dt ②	19	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	4.7	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	16		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.5	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 4.0A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	73	110	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 4.0A
		—	99	150		T <sub>J</sub> = 125°C, di/dt = 100A/μs ④
Q <sub>rr</sub>	Reverse Recovery Charge	—	200	310	nC	T <sub>J</sub> = 25°C, I <sub>S</sub> = 4.0A, V <sub>GS</sub> = 0V ④
		—	360	540		T <sub>J</sub> = 125°C, di/dt = 100A/μs ④
I <sub>RRM</sub>	Reverse Recovery Current	—	6.7	10	A	T <sub>J</sub> = 25°C
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

# IRFB5N50L

International  
Rectifier

## Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.43	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	0.67	0.80	$\Omega$	$V_{GS} = 10V, I_D = 2.4\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	50	$\mu\text{A}$	$V_{DS} = 500V, V_{GS} = 0V$
		—	—	2.0	mA	$V_{DS} = 400V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 30V$
	Gate-to-Source Reverse Leakage	—	—	-100	—	$V_{GS} = -30V$
$R_G$	Internal Gate Resistance	—	2.0	—	$\Omega$	$f = 1\text{MHz}, \text{open drain}$

## Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	2.8	—	—	S	$V_{DS} = 50V, I_D = 2.4\text{A}$
$Q_g$	Total Gate Charge	—	—	45	nC	$I_D = 4.0\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	13	nC	$V_{DS} = 400V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	23	nC	$V_{GS} = 10V, \text{See Fig. 7 \& 16}$ ④
$t_{d(on)}$	Turn-On Delay Time	—	13	—	ns	$V_{DD} = 250V$
$t_r$	Rise Time	—	17	—	ns	$I_D = 4.0\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	26	—	ns	$R_G = 9.0\Omega$
$t_f$	Fall Time	—	10	—	ns	$V_{GS} = 10V, \text{See Fig. 11a \& 11b}$ ④
$C_{iss}$	Input Capacitance	—	1000	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	110	—	pF	$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	—	12	—	pF	$f = 1.0\text{MHz}, \text{See Fig. 5}$
$C_{oss}$	Output Capacitance	—	1360	—	pF	$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	31	—	pF	$V_{GS} = 0V, V_{DS} = 400V, f = 1.0\text{MHz}$
$C_{oss \text{ eff.}}$	Effective Output Capacitance	—	75	—	pF	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$ ⑤
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	55	—	pF	

## Avalanche Characteristics


Symbol	Parameter	Typ.	Max.	Units
$E_{AS}$	Single Pulse Avalanche Energy ②	—	140	mJ
$I_{AR}$	Avalanche Current ①	—	4.0	A
$E_{AR}$	Repetitive Avalanche Energy ①	—	3.0	mJ

## Thermal Resistance


Symbol	Parameter	Typ.	Max.	Units
$R_{\theta\text{JC}}$	Junction-to-Case ⑥	—	3.0	$^\circ\text{C/W}$
$R_{\theta\text{JA}}$	Junction-to-Ambient ⑥	—	65	$^\circ\text{C/W}$

### Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature. (See Fig. 11).
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 18\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 4.0\text{A}$ ,  $dv/dt = 19\text{V/ns}$ . (See Figure 17).
- ③  $I_{SD} \leq 4.0$ ,  $di/dt \leq 421\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$ .
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤  $C_{oss \text{ eff.}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑥  $C_{oss \text{ eff. (ER)}}$  is a fixed capacitance that stores the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑥  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
vs. Temperature

# IRFB5N50L


International  
Rectifier




**Fig 5.** Typical Capacitance vs.  
Drain-to-Source Voltage




**Fig 6.** Typ. Output Capacitance  
Stored Energy vs.  $V_{DS}$




**Fig 7.** Typical Gate Charge vs.  
Gate-to-Source Voltage




**Fig 8.** Typical Source-Drain Diode  
Forward Voltage




**Fig 9.** Maximum Safe Operating Area



**Fig 10.** Maximum Drain Current vs. Case Temperature




**Fig 11a.** Switching Time Test Circuit




**Fig 11b.** Switching Time Waveforms

# IRFIB5N50L


International  
Rectifier




**Fig 12.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 13.** Threshold Voltage vs. Temperature




**Fig 14.** Maximum Avalanche Energy  
vs. Drain Current




**Fig 15a.** Unclamped Inductive Test Circuit



**Fig 15b.** Unclamped Inductive Waveforms





**Fig 16a.** Gate Charge Test Circuit  
[www.irf.com](http://www.irf.com)



**Fig 16b.** Basic Gate Charge Waveform

## Peak Diode Recovery dv/dt Test Circuit




\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 17.** For N-Channel HEXFET® Power MOSFETs

International  
**IR** Rectifier

**IRFIB5N50L**

TO-220 Full-Pak Package Out line - Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.57	4.83	0.180	0.190		
A1	2.57	2.83	0.101	0.114		
A2	2.51	2.85	0.099	0.112		
b	0.622	0.89	0.024	0.035		
b1	0.622	0.838	0.024	0.033	5	
b2	1.229	1.400	0.048	0.055		
b3	1.229	1.400	0.048	0.055		
c	0.440	0.629	0.017	0.025		
c1	0.440	0.584	0.017	0.023		
D	8.65	9.80	0.341	0.386	4	
d1	15.80	16.12	0.622	0.635		
d2	13.97	14.22	0.550	0.560		
d3	12.30	12.92	0.484	0.509		
d4	8.64	9.91	0.340	0.390		
E	10.36	10.63	0.408	0.419	4	
e	2.54	BSC	0.100	BSC		
L	13.20	13.73	0.520	0.541		
L1	3.10	3.50	0.122	0.138	3	
n	6.05	6.15	0.238	0.242		
nP	3.05	3.45	0.120	0.136		
u	2.40	2.50	0.094	0.098	6	
v	0.40	0.50	0.016	0.020	6	
ø	3"	7"	3"	7"		
ø1		45°		45°		

LEAD ASSIGNMENTS

## HEXFET

- 1.- GATE
  - 2.- DRAIN
  - 3.- SOURCE


IGBTs, CoPACK

- 1.- GATE
  - 2.- COLLECTOR
  - 3.- Emitter

## TO-220 Full-Pak Part Marking Information

EXAMPLE: THIS IS AN IRFI840G  
WITH ASSEMBLY  
LOT CODE 3432  
ASSEMBLED ON WW 24 1999  
IN THE ASSEMBLY LINE "K"

**Note:** "P" in assembly line position indicates "Lead-Free"



**TO-220AB FullPak package is not recommended for Surface Mount Application.**

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Automotive [Q101] market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.

[www.irf.com](http://www.irf.com)