IS28F200BV/BLV IS28F200BV/BLV

131,072 x 16/262,144 x 8 SmartVoltage BOOT BLOCK FLASH MEMORY

ADVANCE INFORMATION JULY 1997

- SmartVoltage Technology

 5V or 12V Program/Erase
 2.7V, 3.3V or 5V Read Operation
- High-Performance Read (Maximum Access Times)
 5V: 60/80/120 ns
 3V: 110/150/180 ns
 2.7V: 120 ns
- Low Power Consumption

 Max 60 mA Read Current at 5V
 Max 30 mA Read Current at 3V/2.7V
- x8/x16 Selectable Input/Output Bus — High-Performance 16- or 32-bit CPU's
- Optimized Array Block Architecture

 One 16-KB Protected Top or Bottom Boot Block
 - Two 8-KB Parameter Blocks
 - One 96-KB Main Block
 - One 128-KB Main Block
- Hardware-Protection for Boot Block
- Software EEPROM Emulation with Parameter Blocks

- Industrial Temperature Operation — -40°C to +85°C
- Automated Word/Byte Write and Block Erase — Industry-Standard Command User
 - Interface
 - Status Registers
 - Erase Suspend Capability
- SRAM-Compatible Write Interface
- Automatic Power Savings Feature

 1 mA Typical Icc Active Current in Static Operation
- Reset/Deep Power-Down Input

 0.2 µA Icc Typical
 Provides Reset for Boot Operations
- Hardware Data Protection Feature

 Erase/Write Lockout during Power Transitions
- - 44-Lead PSOP(JEDEC Rom Compatible)
- Footprint Upgradeable to 4-Mbit and to 8-Mbit Boot Block Flash Memories

This document contains ADVANCE INFORMATION. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1996, Integrated Silicon Solution, Inc.

DESCRIPTION

This datasheet contains specifications for the products in the SmartVoltage 2-Mbit boot block flash memory. These are the BV/BLV suffix products which offer 2.7-3.6V, 3.0-3.6V, and 5V V cc operation. Throughout this datasheet, the IS28F200 refers to all x8/x16 2-Mbit products.

New Features in the SmartVoltage Products

The SmartVoltage boot block flash memory offers identical operation with the BX/BL 12V program products, except for the differences listed below. All other functions are equivalent to current products, including signatures, write commands, and pinouts.

- WP pin has replaced a DU (Don't Use) pin. Connect the WP pin to control signal or to V cc or GND (in this case, a logic-level signal can be placed on DU pin).
- 5V program/erase operation has been added. If switching VPP for write protection, switch to GND (not 5V) for complete write protection. To take advantage of 5V write-capability, allow for connecting 5V to VPP and disconnecting 12V from VPP line.
- Enhanced circuits optimize low V cc performance, allowing operation down to V cc = 2.7V/3.3V.

If you are using BX/BL 12V V PP boot block products today, you should account for the differences listed above and also allow for connecting 5V to V PP and disconnecting 12V from VPP line, if 5V writes are desired.

Main Features

ISSI's SmartVoltage technology is the most flexible voltage solution in the flash industry, providing two discrete voltage supply pins: V cc for read operation, and V PP for program and erase operation. Discrete supply pins allow system designers to use the optimal voltage levels for their design. The IS28F200BV/BLV provides program/ erase capability at 5V or 12V. The IS28F200BV/BLV allows reads with V cc at 2.7V-3.6V, $3.3V \pm 0.3V$ or 5V. Since many designs read from the flash memory a large percentage of the time, read operation using the 2.7V range can provide great power savings. If read performance is an issue, 5V V cc provides faster read access times.

For program and erase operations, 5V VPP operation eliminates the need for in system voltage converters, while 12V VPP operation provides faster program and erase for situations where 12V is available, such as manufacturing or designs where 12V is in-system. For design simplicity, Vcc and VPP can be hooked up to the same 5V \pm 10% source.

The IS28F200BV/BLV boot block flash memory is a highperformance, 2-Mbit (2,097,152 bit) flash memory organized either as 128K x 16bits or 256K x 8 bits. Separately erasable blocks, including a hardware-lockable boot block (16,384 bytes), two parameter blocks (8,192 bytes each) and main blocks (one block of 98,304 bytes and one block of 131,072 bytes), define the boot block flash family architecture. Each block can be independently erased and programmed.

The boot block is located at either the top (denoted by T suffix) or the bottom (B suffix) of the address map in order to accommodate different microprocessor protocols for boot code location. The hardware-lockable boot block provides complete code security for the kernel code required for system initialization. Locking and unlocking of the boot block is controlled by WP and/or RP.

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the internal operation of the boot block flash memory. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verifications, thereby unburdening the microprocessor or microcontroller of these tasks. The Status Register (SR) indicates the status of the WSM and whether it successfully completed the desired program or erase operation.

Program and Erase Automation allows program and erase operations to be executed using an industry-standard twowrite command sequence to the CUI. Data writes are performed in word or byte increments.

Each byte in the flash memory can be programmed independently of other memory locations, unlike erases, which erase all locations within a block simultaneously.

The 2-Mbit SmartVoltage boot block flash memory is also designed with an Automatic Power Savings (APS) feature which minimizes system battery current drain, allowing for very low power designs. To provide even greater power savings, the boot block family includes a deep powerdown mode which minimizes power consumption by turning most of the flash memory's circuitry off. This mode is controlled by the RP pin and its usage is discussed along with other power consumption issues.

Additionally, the RP pin provides protection against unwanted command writes due to invalid system bus conditions that may occur during system reset and power-up/ down sequences. For example, when the flash memory powers-up, it automatically defaults to the read array mode, but during a warm system reset, where power continues uninterrupted to the system components, the flash memory could remain in a non-read mode. Consequently, the system Reset signal should be tied to RP to reset the memory to normal read mode upon activation of the Reset signal.

The IS28F200 provides both byte-wide or word-wide input/ output, which is controlled by the BYTE pin.

> Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

.

•

ISSI

SMARTVOLTAGE FLEXIBILITY

			Vcc		v	PP
Product Name	Bus Width	2.7V-3.6V	$3.3V \pm 0.3V$	5V ± 10%	5V ± 10%	12V ± 5%
IS28F200BV/BLV	x8 or x16	X	Х	х	X	X

PIN CONFUGURATIONS: 44-Pin PSOP, JEDEC ROM/EPROM Compatible

	IS28F400B				IS28F400B	IS28F800B
V _{PP} A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 CE GND OE DQ0 DQ8 DQ1 DQ9 DQ2 DQ10 DQ3 DQ11	Vpp WP A17 A7 A6 A5 A4 A3 A2 A1 A0 CE GND OE DQ0 DQ8 DQ1 DQ9 DQ2 DQ10 DQ3 DQ11	$\begin{array}{c c c} V_{PP} & 1 & \bullet \\ \hline WP & 2 \\ NC & 3 \\ A7 & 4 \\ A6 & 5 \\ A5 & 6 \\ A4 & 7 \\ A3 & 8 \\ A2 & 9 \\ A1 & 10 \\ A0 & 11 \\ CE & 12 \\ GND & 11 \\ CE & 12 \\ GND & 13 \\ OE & 14 \\ DQ0 & 15 \\ DQ8 & 16 \\ DQ1 & 15 \\ DQ8 & 16 \\ DQ1 & 17 \\ DQ9 & 18 \\ DQ2 & 19 \\ DQ10 & 20 \\ DQ3 & 21 \\ DQ11 & 22 \\ \end{array}$	IS28F200BV/BLV BOOT BLOCK 44-PIN PSOP 0.525" x 1.110" TOP VIEW	44 RP 43 WE 42 A8 41 A9 40 A10 39 A11 38 A12 37 A13 36 A14 35 A15 34 A16 33 BYTE 32 GND 31 DQ15/A-1 30 DQ7 29 DQ14 28 DQ6 27 DQ13 26 DQ5 25 DQ12 24 DQ4 23 V _{CC}	RP WE A8 A9 A10 A11 A12 A13 A14 A15 A16 BYTE GND DQ15/A-1 DQ7 DQ14 DQ5 DQ12 DQ4 Vcc	RP WE A8 A9 A10 A11 A12 A13 A14 A15 A16 BYTE GND DQ15/A-1 DQ7 DQ14 DQ6 DQ13 DQ4 Vcc

PIN CONFUGURATIONS: 48-Pin TSOP

A15 A15 A15 1 48 A16 A16 BYTE BYTE BYTE A13 A13 A13 A13 A13 A13 A13 A13 BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE GND GND GND GND DQ15/A-1 DQ15/A-1 DQ15/A-1 DQ15/A-1 DQ15/A-1 DQ15/A-1 DQ15/A-1 DQ15/A-1 DQ14 DQ13 DQ13 DQ13 DQ13 DQ13 DQ13 DQ13 DQ15 DQ5 DQ5 DQ5 DQ5 DQ5 DQ5 DQ5 DQ4 DQ4
NC NC IS 34 DQ10 DQ10 DQ10 A18 NC NC 16 33 DQ2 DQ2 DQ2 A17 A17 NC 17 32 DQ9 DQ9 DQ9 A7 A7 A7 A7 I8 31 DQ1 DQ1 DQ1 A6 A6 A6 19 30 DQ8 DQ8 DQ8 A5 A5 A5 20 29 DQ0 DQ0 DQ0 A3 A3 A3 22 27 GND GND GND A2 A2 A2 23 26 CE CE CE A1 A1 A1 24 25 A0 A0 A0 A0

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

PIN DESCRIPTIONS

Symbol	Туре	Name and Function
A0-A16	INPUT	ADDRESS INPUT: for memory addresses. Addresses are internally latched during a write cycle.
A9	INPUT	ADDRESS INPUT: When A9 is at VHH the signature mode is accessed. During this mode, A0 decodes between the manufacturer and device IDs. When $\overrightarrow{\text{BYTE}}$ is at a logic low, only the lower byte of the signatures are read. DQ15/A-1 is a don't care in the signature mode when $\overrightarrow{\text{BYTE}}$ is low.
DQ0-DQ7	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data on the second \overline{CE} and \overline{WE} cycle during a Program command. Inputs commands to the Command User Interface when \overline{CE} and \overline{WE} are active. Data is internally latched during the write cycle. Outputs array, Intelligent Identifier and Status Register data. The data pins float to tri-state when the chip is deselected or the outputs are disabled.
DQ8-DQ15	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data on the second \overline{CE} and \overline{WE} cycle during a Program command. Data is internally latched during the write cycle. Outputs array data. The data pins float to tri-state when the chip is deselected or the outputs are disabled as in the byte-wide mode ($\overline{BYTE} = "0"$). In the byte-wide mode DQ15/A–1 becomes the lowest order address for data output on DQ0-DQ7.
CE	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. \overline{CE} is active low. \overline{CE} high de-selects the memory device and reduces power consumption to standby levels. If \overline{CE} and \overline{RP} are high, but not at a CMOS high level, the standby current will increase due to current flow through the \overline{CE} and \overline{RP} input stages.
ŌĒ	INPUT	OUTPUT ENABLE: Enables the device's outputs through the data buffers during a read cycle. OE is active low.
WE	INPUT	WRITE ENABLE: Controls writes to the Command Register and array blocks. WE is active low. Addresses and data are latched on the rising edge of the WE pulse.
R P	INPUT	RESET/DEEP POWER-DOWN: Uses three voltage levels (VIL, VIH, and VHH) to control two different functions: reset/deep power-down mode and boot block unlocking. It is backwards-compatible with the BX/BL/BV products.
		When RP is at logic low, the device is in reset/deep power-down mode, which puts the outputs at High-Z, resets the Write State Machine, and draws minimum current.
		When \overline{RP} is at logic high, the device is in standard operation. When \overline{RP} transitions from logic-low to logic-high, the device defaults to the read array mode.
		When \overline{RP} is at VHH, the boot block is unlocked and can be programmed or erased. This overrides any control from the \overline{WP} input.

- Ni

(continued)

۰.

ISSI

,

•

•

PIN DESCRIPTIONS (continued)

Symbol	Туре	Name and Function
WP	INPUT	WRITE PROTECT: Provides a method for unlocking the boot block in a system without a 12V supply.
		When \overline{WP} is at logic low, the boot block is locked, preventing program and erase operations to the boot block. If a program or erase operation is attempted on the boot block when \overline{WP} is low, the corresponding status bit (bit 4 for program, bit 5 for erase) will be set in the Status Register to indicate the operation failed.
		When WP is at logic high, the boot block is unlocked and can be programmed or erased.
		NOTE: This feature is overridden and the boot block unlocked when \overrightarrow{RP} is at V _{HH} . This pin is not available on the 44-lead PSOP package.
BYTE INPUT	INPUT	BYTE ENABLE: Controls whether the device operates in the byte-wide mode (x8) or the word-wide mode (x16). BYTE pin must be controlled at CMOS levels to meet the CMOS current specification in the standby mode.
		When BYTE is at logic low, the byte-wide mode is enabled, where data is read and programmed on DQ0-DQ7 and DQ15/A-1 becomes the lowest order address that decodes between the upper and lower byte. DQ8-DQ14 are tri-stated during the byte-wide mode.
		When BYTE is at logic high, the word-wide mode is enabled, where data is read and programmed on DQ0-DQ15.
Vcc		DEVICE POWER SUPPLY: 5.0V ± 10%, 3.3V ± 0.3V, 2.7V-3.6V
Vpp		PROGRAM/ERASE POWER SUPPLY: For erasing memory array blocks or pro- gramming data in each block, a voltage either of $5V \pm 10\%$ or $12V \pm 5\%$ must be applied to this pin. When VPP < VPPLK all blocks are locked and protected against Program and Erase commands.
GND		GROUND: For all internal circuitry.
NC		NO CONNECT: Pin may be driven or left floating.

ISSI[®]



PRODUCT DESCRIPTION

Memory Blocking Organization

This product features an asymmetrically-blocked architecture providing system memory integration. Each erase block can be erased independently of the others. The block sizes have been chosen to optimize their functionality for common applications of nonvolatile storage. The combination of block sizes in the boot block architecture allow the integration of several memories into a single chip. For the address locations of the blocks, see the memory map.

BOOT BLOCK - 1 x 16-KB

The boot block is intended to replace a dedicated boot PROM in a microprocessor or microcontroller based system. The 16-Kbyte (16,384 bytes) boot block is located at either the top (denoted by T suffix) or the bottom (B suffix) of the address map to accommodate different microprocessor protocols for boot code location. This boot block features hardware controllable write-protection to protect the crucial microprocessor boot code from accidental modification. The protection of the boot block is controlled using a combination of the VPP, \overline{RP} and \overline{WP} pins.

PARAMETER BLOCKS - 2 x 8-KB

The boot block architecture includes parameter blocks to facilitate storage of frequently updated small parameters that would normally require an EEPROM. By using software techniques, the byte-rewrite functionality of EEPROMs can be emulated. Each boot block component contains two parameter blocks of 8 Kbytes (8,192 bytes) each. The parameter blocks are not write-protectable.

MAIN BLOCKS - 1 x 96-KB + 1 x 128-KB

After the allocation of address space to the boot and parameter blocks, the remainder is divided into main blocks for data or code storage. Each 2-Mbit device contains one 96-Kbyte (98,304 byte) block and one 128-Kbyte (131,072 byte) block. See the memory maps for each device for more information.

Word-Wide x16-Mode Memory Maps



Byte-Wide x8-Mode Memory Maps





PRINCIPLES OF OPERATION

Flash memory combines EPROM functionality with incircuit electrical write and erase. The boot block flash family utilizes a Command User Interface (CUI) and automated algorithms to simply write and erase operations. The CUI allows for 100% TTL-level control inputs, fixed power supplies during erasure and programming, and maximum EPROM compatibility.

When VPP < VPPLK, the device will only successfully execute the following commands: Read Array, Read Status Register, Clear Status Register and intelligent identifier mode. The device provides standard EPROM read, standby and output disable operations. Manufacturer identification and device identification data can be accessed through the CUI or through the standard EPROM A9 high voltage access (VID) for PROM programming equipment.

The same EPROM read, standby and output disable functions are available when 5V or 12V is applied to the V PP pin. In addition, 5V or 12V on V PP allows write and erase of the device. All functions associated with altering memory contents: Program and Erase, Intelligent Identifier Read, and Read Status are accessed via the CUI.

The internal Write State Machine (WSM) completely automates program and erase, beginning operation signaled by the CUI and reporting status through the Status Register. The CUI handles the WE interface to the data and address latches, as well as system status requests during WSM operation.

Bus Operations

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles. These bus operations are summarized in Bus Operations.

ISSI

Read Operations READ ARRAY

When \overline{RP} transitions from V_{IL} (reset) to V_{IH}, the device will be in the read array mode and will respond to the read control inputs (\overline{CE} , address inputs, and \overline{OE}) without any commands being written to the CUI.

When the device is in the read array mode, five control signals must be controlled to obtain data at the outputs.

- WE must be logic high (Vін)
- CE must be logic low (VIL)
- OE must be logic low (VIL)
- RP must be logic high (Vін)
- BYTE must be logic high or logic low

In addition, the address of the desired location must be applied to the address pins.

If the device is not in read array mode, as would be the case after a program or erase operation, the Read Mode command (FFH) must be written to the CUI before reads can take place.

During system design, consideration should be taken to ensure address and control inputs meet required input slew rates of <10 ns.

BUS OPERATIONS FOR WORD-WIDE MODE (BYTE = VIH)

Mode	RP	CE	ŌĒ	WE	A9	A 0	VPP	DQ0-15
Read (1.2.3)	Vін	VIL	VIL	ViH	Х	х	Х	Д оит
Output Disable	Vін	VIL	Vін	Vін	Х	Х	Х	High Z
Standby	Vін	Vін	Х	Х	х	Х	Х	High Z
Deep Power-Down ⁽⁹⁾	Vı∟	Х	х	X	х	Х	Х	High Z
Intelligent Identifier (Mfr) ⁽⁴⁾	νн	Vı∟	VIL	Vін	Vid	VIL	Х	00D5H
Intelligent Identifier Device ^(4,5)	νн	VIL	VIL	Vін	Vid	Vін	X	See Intelligent Identifier Table
Write ^(6,7,8)	Vін	VIL	Ин	VIL	Х	Х	X	Din

BUS OPERATIONS FOR BYTE-WIDE MODE (BYTE = VIL)

Mode	RP	CE	ŌĒ	WE	A9	A 0	A–1	VPP	DQ0-7	DQ8-14
Read (1,2,3)	Vін	Vil	VIL	Vн	Х	Х	Х	Х	Dout	High Z
Output Disable	νн	VIL	Vін	Viн	Х	Х	х	Х	High Z	High Z
Standby	Vін	Vih	x	x	Х	Х	x	x	High Z	High Z
Deep Power-Down ⁽⁹⁾	VIL	Х	Х	Х	Х	Х	Х	Х	High Z	High Z
Intelligent Identifier (Mfr) ⁽⁴⁾	Vін	Vil	VIL	Vін	Vid	VIL	х	Х	D5H	High Z
Intelligent Identifier Device ^(4,5)	Vн	ViL	VIL	Vін	Vid	VIH	Х	Х	See Intelligent Identifier Table	High Z
Write ^(6,7,8)	V≀H	ViL	Vін	ViL	Х	Х	Х	Х	Din	High Z

Notes:

1. Refer to DC Characteristics.

2. X can be VIL, VIH for control pins and addresses, VPPLK or VPPH for VPP.

See DC Characteristics for VPPLK, VPPH1, VPPH2, VHH, VIo voltages.
 Manufacturer and device codes may also be accessed via a CUI write sequence, A1-A17 = X.

5. See Intelligent Identifier Table for device IDs.

Befer to Command Bus Definitions for valid DN during a write operation.
 Command writes for block erase or byte write are only executed when VPP = VPPH1 or VPPH2.
 To write or erase the boot block, hold RP at VHH or WP at VIH.

9. RP must be at GND ± 0.2V to meet the maximum deep power-down current specified.

INTELLIGENT IDENTIFIERS

To read the manufacturer and device codes, the device must be in intelligent identifier read mode, which can be reached using two methods: by writing the intelligent identifier command (90H) or by taking the A9 pin to V ID. Once in intelligent identifier read mode, A0 = 0 outputs the manufacturer's identification code and A0 = 1 outputs the device code. To return to read array mode, write a Read Array command (FFH).

Write Operations

COMMAND USER INTERFACE (CUI)

The Command User Interface (CUI) is the interface between the microprocessor and the internal chip controller. Commands are written to the CUI using standard microprocessor write timings. The available commands are Read Array, Read Intelligent Identifier, Read Status Register, Clear Status Register, Erase and Program. The three read modes are read array, intelligent identifier read, and status register read. For Program or Erase commands, the CUI informs the Write State Machine (WSM) that a write or erase has been requested. During the execution of a Program command, the WSM will control the programming sequences and the CU will only respond to status reads. During an erase cycle, the CUI will respond to status reads and erase suspend. After the WSM has completed its task, it will set the WSM Status bit to a "1" (ready), which indicates that the CUI can respond to its full command set. Note that after the WSM has retuned control to the CUI, the CUI will stay in the current command state until it receives another command.

ISSI

COMMAND FUNCTION DESCRIPTION

Device operations are selected by writing specific commands into the CUI. "Command Codes and Descriptions" and "Command Bus Definitions" define the available commands.

INTELLIGENT IDENTIFIER TABLE

Product 28F200	Mfr. ID	Dev	ice ID
		т	В
		(Top Boot)	(Bottom Boot)
Word Mode	00D5H	4470H	4471H
Byte Mode	D5H	78H	79H

Code **Device Mode** Description 00 Invalid/Reserved Unassigned commands that should not be used. Right reserved to redefine these codes for future functions. FF Read Array/ Places the device in read array mode, so that array data will be output on the data pins. This command can also be used to cancel erase and program Program or sequences after their set-up commands have been issued. To cancel after issuing Erase Abort an Erase Setup command, issue this command, which will reset to read array mode. To cancel a program operation after issuing a Program Setup command, issue two Read Array commands in sequence to reset to read array mode. If a program or erase operation has already been initiated to the WSM this command can not cancel that operation in progress. 40 Sets the CUI into a state such that the next write will load the Address and Data Program Setup registers. After this command is executed, the outputs default to the Status Register. A two Read Array command sequence (FFH) is required to reset to Read Array after the Program Setup command. The second write after the Program Setup command will latch addresses and data, initiating the program algorithm. The device outputs Status Register data when \overline{OE} is enabled. To read array data, issue a Read Array command. 10 Alternate Prog Setup (See 40H/Program Setup) (continued)

COMMAND CODES AND DESCRIPTIONS

(00/////000)

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-08 07/24/97

ISSI®

COMMAND CODES AND DESCRIPTIONS (continued)

Code	Device Mode	Description
20	Erase Setup	Prepares the CUI for the Erase Confirm command. If the next command is not an Erase Confirm command, then the CUI will set both the Program Status and Erase Status bits of the Status Register to a "1," place the device into the read Status Register state, and wait for another command.
D0	Erase Resume/ Erase Confirm	If the previous command was an Erase Setup command, then the CUI will latch address and data, and begin erasing the block indicated on the address pins. During erase, the device will respond only to the Read Status Register and Erase Suspend commands and will output Status Register data when \overline{OE} is toggled low. Status Register data is updated by toggling either \overline{OE} or \overline{CE} low.
BO	Erase Suspend	Valid only while an erase operation is in progress and will be ignored in any other circumstance. Issuing this command will begin to suspend erase operation. The Status Register will indicate when the device reaches erase suspend mode. In this mode, the CUI will respond only to the Read Array, Read Status Register, and Erase Resume commands and the WSM will also set the WSM Status bit to a "1" (ready). The WSM will continue to idle in the SUSPEND state, regardless of the state of all input control pins except \overline{RP} , which will immediately shut down the WSM and the remainder of the chip, if it is made active. During a suspend operation, the data and address latches will remain closed, but the address pads are able to drive the address into the read path.
70	Read Status Register	Puts the device into the read Status Register mode, so that reading the device outputs Status Register data, regardless of the address presented to the device. The device automatically enters this mode after program or erase has completed. This is one of the two commands that is executable while the WSM is operating.
50	Clear Status Register	The WSM can only set the Program Status and Erase Status bits in the Status Register to "1"; it cannot clear them to "0."
		The Status Register operates in this fashion for two reasons. The first is to give the host CPU the flexibility to read the status bits at any time. Second, when programming a string of bytes, a single Status Register query after programming the string may be more efficient, since it will return the accumulated error status of the entire string.
90	Intelligent Identifier	Puts the device into the intelligent identifier read mode, so that reading the device will output the manufacturer and device codes. (A0 = 0 for manufacturer, A0 = 1 for device, all other address inputs are ignored).

11

COMMAND BUS DEFINITIONS

	Fir	First Bus Cycle			Second Bus Cycle			
Command	Operation	Address	Data	Operation	Address	Data		
Read Array ⁽⁸⁾	Write	Х	FFH		·			
Intelligent Identifier ⁽¹⁾	Write	х	90H	Read	IA	ID		
Read Status Register ^(2,4)	Write	х	70H	Read	х	SRD		
Clear Status Register ⁽³⁾	Write	х	50H					
Word/Byte Write	Write	WA	40H	Write	WA	WD		
Alternate Word/Byte Write (6,7)	Write	WA	10H	Write	WA	WD		
Block Erase/Confirm ^(6,7)	Write	BA	20H	Write	BA	D0H		
Erase Suspend/Resume ⁽⁵⁾	Write	Х	B0H	Write	х	D0H		

Notes:

1. Bus operations are defined in "Bus Operations".

- 2. IA = Identifier Address: A0 = 0 for manufacturer code,
- A0 = 1 for device code.
- 3. SRD = Data read from Status Register.
- ID = Intelligent Identifier Data. Following the Intelligent Identifier command, two read operations access manufacturer and device codes.
- 5. BA = Address within the block being erased.
- 6. WA = Address to be written. WD = Data to be written at location WD.
- 7. Either 40H or 10H command is valid.
- 8. See page 17.

STATUS REGISTER BIT DEFINITION

ADDRESS

BA = Block Address IA = Identifier Address WA = Write Address X = Don't Care

DATA

SRD = Status Register Data ID = Identifier Data WD = Write Data

	Bits	Status Register	Notes
WSMS	7	SR.7 = WRITE STATE MACHINE 1 = Ready 0 = Busy	Check Write State Machine bit first to determine Word/Byte program or Block Erase completion, before checking Program or Erase Status bits.
ESS	6	SR.6 = ERASE-SUSPEND 1 = Erase Suspended 0 = Erase In Progress/ Completed	When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to ESS bit remains set to "1" until an Erase Resume command is issued.
ES	5	SR.5 = ERASE STATUS (ES) 1 = Error In Block Erasure 0 = Successful Block Erase	When this bit is set to "1," WSM has applied the maximum number of erase pulses to the block and is still unable to verify successful block erasure.
DWS	4	SR.4 = PROGRAM STATUS (DWS) 1 = Error in Byte/Word Program 0 = Successful Byte/Word Prograr	When this bit is set to "1," WSM has attempted but failed to program a byte or word. n
VPPS	3	SR.3 = VPP STATUS (VPPS) 1 = VPP Low Detect, Oper. Abort 0 = VPP OK	The VPP Status bit does not provide continuous indication of VPP level. The WSM interrogates VPP level only after the Byte Write or Erase command sequences have been entered, and informs the system if VPP has not been switched on. The VPP Status bit is not guaranteed to report accurate feedback between VPPLK and VPPH.
R	2, 1, 0	SR.2-SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)	These bits are reserved for future use and should be masked out when polling the Status Register.

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

STATUS REGISTER

The device Status Register indicates when a program or erase operation is complete, and the success or failure of that operation. To read the Status Register write the Read Status (70H) command to the CUI. This causes all subsequent read operations to output data from the Status Register until another command is written to the CUI. To return to reading from the array, issue a Read Array (FFH) command.

The Status Register bits are output on DQ0-DQ7, in both byte-wide (x8) or word-wide (x16) mode. In the word-wide mode the upper byte, DQ8-DQ15, outputs 00H during a Read Status command. In the byte-wide mode, DQ8-DQ14 are tri-stated and DQ15/A-1 retains the low order address function.

Important: The contents of the Status Register are latched on the falling edge of \overrightarrow{OE} or \overrightarrow{CE} , whichever occurs last in the read cycle. This prevents possible bus errors which might occur if Status Register contents change while being read. \overrightarrow{CE} or \overrightarrow{OE} must be toggled with each subsequent status read, or the Status Register will not indicate completion of a program or erase operation.

When the WSM is active, the SR.7 register will indicate the status of the WSM, and will also hold the bits indicating whether or not the WSM was successful in performing the desired operation.

Clearing the Status Register

The WSM sets status bits 3 through 7 to "1," and clears bits 6 and 7 to "0," but cannot clear status bits 3 through 5 to "0." Bits 3 through 5 can only be cleared by the controlling CPU through the use of the Clear Status Register (50H) command, because these bits indicate various error conditions. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several bytes or erasing multiple blocks in sequence) before reading the Status Register to determine if an error occurred during that series. Clear the Status Register before beginning another command or sequence. Note, again, that a Read Array command must be issued before data can be read from the memory or intelligent identifier.

PROGRAM MODE

Programming is executed using a two-write sequence. The Program Setup command is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM will execute a sequence of internally timed events to:

- 1. Program the desired bits of the addressed memory byte.
- 2. Verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within a byte being changed to a "0."

If the user attempts to program "1"s, there will be no change of the memory cell content and no error occurs.

The Status Register indicates programming status: while the program sequence is executing, bit 7 of the Status Register is a "0." The Status Register can be polled by toggling either \overline{CE} or \overline{OE} . While programming, the only valid command is Read Status Register.

When programming is complete, the Program Status bits should be checked. If the programming operation was unsuccessful, bit 4 of the Status Register is set to a "1" to indicate a Program Failure. If bit 3 is set to a "1," then V PP was not within acceptable limits, and the WSM did not execute the programming sequence.

The Status Register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, reads from the Memory Array or Intelligent Identifier cannot be accomplished until the CUI is given the appropriate command.

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97 ISSI

ERASE MODE

To erase a block, write the Erase Setup and Erase Confirm commands to the CUI, along with the addresses identifying the block to be erased. These addresses are latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1." Only one block can be erased at a time.

The WSM will execute a sequence of internally timed events to:

- 1. Program all bits within the block to "0."
- Verify that all bits within the block are sufficiently programmed to "0."
- 3. Erase all bits within the block to "1."
- 4. Verify that all bits within the block are sufficiently erased.

While the erase sequence is executing, bit 7 of the Status Register is a "0."

When the Status Register indicates that erasure is complete, check the Erase Status bit to verify that the erase operation was successful. If the Erase operation was unsuccessful, bit 5 of the Status Register will be set to a "1," indicating an Erase Failure. If V PP was not within acceptable limits after the Erase Confirm command is issued, the WSM will not execute an erase sequence; instead, bit 5 of the Status Register is set to a "1" to indicate an Erase Failure, and bit 3 is set to a "1" to identify that VPP supply voltage was not within acceptable limits.

Clear the Status Register before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, reads from the Memory Array, Status Register, or Intelligent Identifier cannot be accomplished until the CUI is given the Read Array command.

Suspending and Resuming Erase

Since an erase operation requires on the order of seconds to complete, an Erase Suspend command is provided to allow erase-sequence interruption in order to read data from another block of the memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the WSM pause the erase sequence at a predetermined point in the erase algorithm. The Status Register will indicate if/or when the erase operation has been suspended.

ISSI

At this point, a Read Array command can be written to the CUI in order to read data from blocks other than that which is being suspended. The only other valid command at this time is the Erase Resume command or Read Status Register command.

During erase suspend mode, the chip can go into a pseudostandby mode by taking \overline{CE} to VIH, which reduces active current.

To resume the erase operation, enable the chip by taking \overline{CE} to V_{IL}, then issuing the Erase Resume command, which continues the erase sequence to completion. As with the end of a standard erase operation, the Status Register must be read, cleared, and the next instruction issued in order to continue.

Boot Block Locking

The boot block family architecture features a hardwarelockable boot block so that the kernel code for the system can be kept secure while the parameter and main blocks are programmed and erased independently as necessary. Only the boot block can be locked independently from the other blocks.

VPP = VIL FOR COMPLETE PROTECTION

For complete write protection of all blocks in the flash device, the VPP programming Voltage can be held low. When VPP is below VPPLK, any program or erase operation will result in a error in the Status Register.

WP = VIL FOR BOOT BLOCK LOCKING

When $\overline{WP} = V_{IL}$, the boot block is locked and any program or erase operation to the boot block will result in an error in the Status Register. All other blocks remain unlocked in this condition and can be programmed or erased normally. Note that this feature is overridden and the boot block unlocked when $\overline{RP} = V_{HH}$.

Two methods can be used to unlock the boot block:

- 1. WP = Vін
- 2. $\overline{RP} = VHH$

If both or either of these two conditions are met, the boot block will be unlocked and can be programmed or erased.

Vрр	RP	WP	Write Protection Provided
VIL	Х	х	All Blocks Locked
$\geq V$ PPLK	VIL	Х	All Blocks Locked (Reset)
$\geq V$ PPLK	Vнн	Х	All Blocks Unlocked
$\geq V$ PPLK	νн	VIL	Boot Lock Locked
$\geq V_{PPLK}$	Vін	Vін	All Blocks Unlocked

ADVANCE INFORMATION FL003-0B 07/24/97

Integrated Silicon Solution, Inc.

AUTOMATED WORD/BYTE PROGRAMMING FLOWCHART



Bus Operation	Command	Comments
Write	Setup Program	Data = 40H Address = Word/Byte to Program
Write	Program	Data = Data to Program Address = Location to Program
Reed		Status Register Data Toggle \overrightarrow{CE} or \overrightarrow{OE} to update SRD.
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Repeat for s	ubsequent Wo	rd/Bute Writes, SB Full Status

ISSI

Repeat for subsequent Word/Byte Writes. SR Full Status Check can be done after each Word/Byte Write, or after a sequence of Word/Byte Writes. Write FFH after the last write operation to reset device to read array mode.

Full Status Check Procedure



Bus Operation	Command	Comments
Standby		Check SR.3 1 = VPP Low Detect
Standby		Check SR.4 1 = Word/Byte Program Error
		t during a program attempt, before by the Write State Machine.
	Clear Status Register Command, in are programmed before full status	
	ected, clear the error recovery.	Status Register before attempting

AUTOMATED BLOCK ERASE FLOWCHART



Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

ISSI





Power Consumption

ACTIVE POWER

With CE at a logic-low level and RP at a logic-high level, the device is placed in the active mode. Refer to the DC Characteristics table for Icc current values.

AUTOMATIC POWER SAVINGS (APS)

Automatic Power Savings (APS) provides low-power operation during active mode. Power Reduction Control (PRC) circuitry allows the device to put itself into a low current state when not being accessed. After data is read from the memory array, PRC logic controls the device's power Consumption by entering the APS mode where typical I cc current is less than 1 mA. The device stays in this static state with outputs valid until a new location is read.

STANDBY POWER

With \overline{CE} at a logic-high level (VIH), and the CUI in read mode, the memory is placed in standby mode, which disables much of the device's circuitry and substantially reduces power consumption. Outputs are placed in a high-impedance state independent of the status of the \overline{OE} signal. When \overline{CE} is at logic-high level during erase or program operations, the device will continue to perform the operation and consume corresponding active power until the operation is completed.

DEEP POWER-DOWN MODE

The SmartVoltage boot block family supports a low typical lcc in deep power-down mode, which turns off all circuits to save power. This mode is activated by the $\overline{\text{RP}}$ pin when it is at a logic-low (GND ± 0.2V). Note: BYTE pin must be at CMOS levels to meet the lccb specification.

During read modes, the \overline{RP} pin going low deselects the memory and places the output drivers in a high-impedance state. Recovery from the deep power-down state, requires a minimum access time of tPHOV (see AC Characteristics table).

During erase or program modes, \overline{RP} low will abort either erase or program operations, but the memory contents are no longer valid as the data has been corrupted by the \overline{RP} function. As in the read mode above, all internal circuitry is turned off to achieve the power savings.

RP transitions to VIL, or turning power off to the device will clear the Status Register.

Power-Up/Down Operation

The device is protected against accidental block erasure or programming during power transitions. Power supply sequencing is not required, since the device is indifferent as to which power supply, VPP or Vcc, powers up first. The CUI is reset to the read mode after power-up, but the system must drop \overline{CE} low or present a new address to ensure valid data at the outputs.

A system designer must guard against spurious writes when Vcc voltages are above V LKO and VPP is active. Since both WE and CE must be low for a command write, driving either signal to VIH will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until RP is brought to VIH, regardless of the state of its control inputs. By holding the device in reset (RP connected to system PowerGood) during power-up/down, invalid bus conditions during power-up can be masked, providing yet another level of memory protection.

RP CONNECTED TO SYSTEM RESET

The use of \overline{RP} during system reset is important with automated write/erase devices because the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization would not occur because the flash memory may be providing status information instead of array data. The Flash memories allow proper CPU initialization following a system reset by connecting the \overline{RP} pin to the same \overline{RESET} signal that resets the System CPU.

VCC, VPP AND RP TRANSITIONS

The CUI latches commands as issued by system software and is not altered by V_{PP} or \overline{CE} transitions or WSM actions. Its default state upon power-up, after exit from deep powerdown mode, or after Vcc transitions above VLKO (Lockout voltage), is read array mode.

After any word/byte write or block erase operation is complete and even after VPP transitions down to VPPLK, the CUI must be reset to read array mode via the Read Array command if accesses to the flash memory are desired.

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97 ISSI

Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling methods. System designers should consider three supply current issues:

- 1. Standby current levels (Iccs)
- 2. Active current levels (ICCR)
- Transient peaks produced by falling and rising edges of CE.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1 μ F ceramic capacitor connected between each V cc and GND, and between its V PP and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.

VPP TRACE ON PRINTED CIRCUIT BOARDS

Designing for in-system writes to the flash memory requires special consideration of the VPP power supply trace by the printed circuit board designer. The VPP pin supplies the flash memory cells current for programming and erasing. One should use similar trace widths and layout considerations given to the Vcc power supply trace. Adequate VPP supply traces, and decoupling capacitors placed adjacent to the component, will decrease spikes and overshoots.

ISSI

Symbol	Parameter	Value	Unit
ΤΑ	Commercial Operating Temperature		
	During Read	0 to +70	°C
	During Block Erase and Word/Byte Write	0 to +70	°C
	Temperature Bias	-10 to +80	°C
Ta	Industrial Operating Temperature		
	During Read	-40 to +85	°C
	During Block Erase and Word/Byte Write	–40 to +85	°C
	Temperature Under Bias	-40 to +85	°C
Тѕтс	Storage Temperature	-65 to +125	°C
VTERM	Voltage on Any Pin		
	(except Vcc, VPP, A9 and RP)		
	with Respect to GND	-2.0 to +7.0 ⁽²⁾	V
VTERM	Voltage on Pin RP or Pin A9		
	with Respect to GND	-2.0 to +13.5 ^(2,3)	V
Vpp	Program Voltage with Respect to GND		
	during Block Erase and Word/Byte Write	-2.0 to +14.0 ^(2,3)	V
Vcc	Supply Voltage with Respect to GND	-2.0 to + 7.0 ⁽²⁾	۷
	Output Short Circuit Current	100 ⁽⁴⁾	mA

ABSOLUTE MAXIMUM RATINGS*

Notes:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is -0.5V on input/output pins.

During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/ output pins is Vcc + 0.5V which, during transitions, may overshoot to Vcc + 2.0V for periods <20 ns.

3. Maximum DC voltage on VPP may overshoot to +14.0V for periods <20 ns. Maximum DC voltage on RP or A9 may overshoot to 13.5V for periods <20 ns.

4. Output shorted for no more than one second. No more than one output shorted at a time.

*WARNING: Stressing the device beyond the Absolute Maximum Ratings may cause permanent damage. These are stress ratings only. Operation beyond the Operating Conditions is not recommended and extended exposure beyond the Operating Conditions may effect device reliability.

> Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

9004404000074845T 🔳

Symbol	Parameter	Min	Max	Unit
Та	Operating Temperature	0	+70	°C
Vcc	Vcc Supply Voltage (3.3V ± 0.3V)	3.0	3.6	V
	Vcc Supply Voltage (5V ± 10%) ⁽¹⁾	4.50	5.50	V

COMMERCIAL OPERATING CONDITIONS

Notes:

1. 10% Vcc specifications apply to the 60, 80, and 120 ns product versions in their standard test configuration.

Applying Vcc Voltages

When applying Vcc voltage to the device, a delay may be required before initiating device operation, depending on the Vcc ramp rate. If Vcc ramps slower than 1V/100 μ s (0.01 V/ μ s) then no delay is required. If Vcc ramps faster than 1V/100 μ s (0.01 V/ μ s), then a delay of 2 μ s is required before initiating device opeation. $\overline{RP} = GND$ is recommended during power-up to protect against spurious write signals when Vcc is between VLKO and VccMIN.

Vcc Ramp Rate	Required Timing
≤1V/100 μs	No delay required.
> 1V/100 μs	A delay time of 2 μ s is required before any device operation is initiated, including read operations, command writes, program operations, and erase operations. This delay is measured beginning from the time V cc reaches VCCMIN (2.7V for 2.7V-3.6V operation, 3.0V for 3.3V \pm 0.3V operation; and 4.5V for 5V operation).

Notes:

1. These requirements must be strictly followed to guarantee all other read and write specifications.

2. To switch between 3.3V and 5V operation, the system should first transition Vcc from the existing voltage range to GND, and then to the new voltage. Any time the Vcc supply drops below Vccmin, the chip may be reset, aborting any operations pending or in progress.

3. These guidelines must be followed for any Vcc transition from GND.

ISSI

DC CHARACTERISTICS, COMMERCIAL

			3.3V	± 0.3V	5V ±	: 1 0%	
Symbol	Description	Test Conditions	Тур	Max	Тур	Max	Unit
lıL.	Input Load Current ⁽¹⁾	Vcc = Vcc Max., ViN = Vcc or GND		±1.0		±1.0	μA
Ιιο	Output Leakage Current ⁽¹⁾	Vcc = Vcc Max., Vin = Vcc or GND		±10	<u> </u>	±10	μA
lccs	Vcc Standby Current ^(1,3)	$\frac{\text{CMOS Levels: }Vcc = Vcc Max}{CE = \overline{RP} = \overline{WP} = Vcc \pm 0.2V}$	60	110	50	130	μA
	-	TTL Levels : $Vcc = Vcc Max$ $\overline{CE} = \overline{RP} = \overline{WP} = VH$	0.4	1.5	0.8	2	mA
ICCD	Vcc Deep Power-Down Current ⁽¹⁾	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or } GND$ $\overline{RP} = GND \pm 0.2V$	0.2	8	0.2	8	μA
ICCR	Vcc Read Current for Word or Byte ^(1,5,6)		15 /	30	50	60	mA
	-	TTL Inputs: $Vcc = Vcc Max$ $\overline{CE} = ViL$, $\overline{OE} = ViH$ $f = 10 MHz$ (5V), 5 MHz (3.3V)Iout = 0 mA, Inputs = ViL or ViH	15	30	55	65	mA
Iccw	Vcc Write Current for Word or Byte ^(1,4)	VPP = VPPH1 (at 5V) Word Write in Progress	13	30	30	50	mA
		VPP = VPPH2 (at 12V) Word Write in Progress	10	25	30	45	mA
ICCE	Vcc Erase Current ^(1,4)	VPP = VPPH1 (at 5V) Block Erase in Progress	13	30	18	35	mA
	-	VPP = VPPH2 (at 12V) Block Erase in Progress	10	25	18	30	mA
ICCES	Vcc Erase Suspend Current ^(1,2)	CE = VIн Block Erase Suspend	3	8	5	10	mA
IPPS	VPP Standby Current ⁽¹⁾	VPP < VPPH2	±0.5	±15	±0.5	±10	μA
IPPD	VPP Deep Power-Down Current ⁽¹⁾	$\overline{RP} = GND \pm 0.2V$	0.2	5	0.2	5	μA
IPPR	VPP Read Current ⁽¹⁾	VPP ≥ VPPH2	50	200	30	200	μA
IPPW	VPP Word/Byte Current ^(1,4)	VPP = VPPн1 (at 5V) Word Write in Progress	13	30	13	25	mA
	-	VPP = VPPH2 (at 12V) Word Write in Progress	8	25	8	20	mA
IPPE	VPP Erase Current ^(1,4) for Word	VPP = VPPH1 (at 5V) Block Erase in Progress	13	30	10	20	mA
	-	VPP = VPPH2 (at 12V) Block Erase in Progress	8	25	5	15	mA
IPPES	VPP Erase Suspend Current ⁽¹⁾	VPP = VPPH Block Erase Suspend in Progress	50	200	30	200	μA

(continued)

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

			3.3V ±	: 0.3V	5V :	± 10%	
Symbol	Description	Test Conditions	Min	Max	Min	Max	Unit
RP	RP Boot Block Unlock Current ^(1,4)	RP = Vнн		500		500	μA
μD	A9 Intelligent Identifier Current ^(1,4)	A9 = VID		500		500	μA
Vid	A9 Intelligent Identifier Voltage		11.4	12.6	11.4	12.6	V
Vi∟	Input Low Voltage		-0.5	0.8	-0.5	0.8	V
Viн	Input High Voltage		2.0	Vcc+0.5 V	2.0	Vcc+0.5V	V
Vol	Output Low Voltage	$V_{CC} = V_{CC} Min.$ $I_{OL} = 5.8 mA$		0.45		0.45	V
Voh1	Output High Voltage (TTL)	Vcc = Vcc Min. Іон = –2.5 mA	2.4	_	2.4		V
Voh2	A9 Auto Select Voltage (CMOS)	Vcc = Vcc Min. Іон = -2.5 mA	0.85 x Vc	c —	0.85 x Vc	ю —	V
		Vcc = Vcc Min. Іон = -100 µА	Vcc-0.4V		Vcc-0.4	/	V
VPPLK	VPP Lock-Out Voltage ⁽³⁾	Total Write Protect	0	1.5	0	1.5	V
VPPH1	VPP (Prog/Erase Operations)	VPP at 5V	4.5	5.5	4.5	5.5	V
VPPH2	VPP (Prog/Erase Operations)	VPP at 12V	11.4	12.6	11.4	12.6	V
Vlko	Vcc Erase/Write Lock Voltage ⁽⁷⁾		2		2		V
Vнн	RP Unlock Voltage	Boot Block Unlock	11.4	12.6	11.4	12.6	V

DC CHARACTERISTICS, COMMERCIAL (Continued)

CAPACITANCE ($T_A = 25^{\circ}C$, f = 1 MHz)

Symbol	Parameter	Conditions	Тур	Max	Unit
Cin	Input Capacitance ⁽⁴⁾	$V_{IN} = 0V$	6	8	pF
Соит	Output Capacitance ⁽⁴⁾	Vout = 0V	10	12	pF

Notes:

1. All currents are in RMS unless otherwise noted. Typical values at Vcc = 5.0V, TA = +25°C. These currents are valid for all product versions (packages and speeds).

2. Icces is specified with the device deselected. If the device is read while in erase suspend, current draw is sum of cces and ICCR.

3. Block erases and word/byte writes are inhibited when VPP = VPPLK, and not guaranteed in the range between VPPH1 and VPPLK. 4. Sampled, not 100% tested.

5. Automatic Power Savings (APS) reduces Iccn to less than 1 mA typical, in static operation.

6. CMOS Inputs are either Vcc ± 0.2V or GND ± 0.2V. TTL Inputs are either VL or VIH.

7. For all BV/BLV parts, VLKo = 2.0V for both 3.3V and 5V operations.

ISSI

3.3V INPUTS AND MEASUREMENT POINTS



Note:

AC test inputs are driven at 3.0V for a logic "1" and 0.0V for a logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) <10 ns.

5V INPUTS AND MEASUREMENT POINTS



Note:

AC test inputs are driven at VoH (2.4 VTTL) for a logic "1" and VoL (0.45 VTTL) for a logic "0." Input timing begins at VIH (2.0 VTTL) and VIL (0.8 VTTL). Output timing ends at VIH and VIL. Input rise and fall times (10% to 90%) <10 ns.

TEST CONFIGURATION



TEST CONFIGURATION COMPONENT VALUES

Test Configuration	C∟ (pF)	R1 (Ω)	R2 (Ω)
3.3V Standard Test	50	990	770
5V Standard Test	100	580	390
5V High-Speed Test	50	580	390

Note: CL includes jig capacitance

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

AC CHARACTERISTICS, READ ONLY OPERATIONS, COMMERCIAL^(2,3)

	P	roduct			-(60				
		Vcc	3.3V ±	0.3V ⁽⁵⁾	5V ±	10% ⁽⁶⁾	5V :	± 10% ⁽⁷⁾		
Symbol	-	Load	50	pF	50	pF	10)0 pF		
	Parameter		Min	Max	Min	Max	Min	Max	Unit	
tavav	Read Cycle Time		110		60	_	70		ns	
tavqv	Address to Output Delay			110		60		70	ns	
TELQV	CE to Output Delay ⁽²⁾			110		60		70	ns	
t PHQV	RP to Output Delay			0.8		0.45	ii	0.45	μs	
tGLQV	OE to Output Delay ⁽²⁾		_	50		25		30	ns	
telox	CE to Output in Low Z ⁽³⁾		0		0	***	0		ns	
tehqz	CE to Output in High Z ⁽³⁾	···		25		20		20	ns	
t GLOX	OE to Output in Low Z ⁽³⁾		0		0		0		ns	
tgнoz	OE to Output in High Z ⁽³⁾	· · · · · · · · · · · · · · · · · · ·		25		20	·	20	ns	
tон	Output Hold from Address, CE, or OE Change, Whichever Occurs First ⁽³⁾		0		0		0	_	ns	
telfl telfh	CE Low to BYTE High or Low	V ⁽³⁾		5		5		5	ns	
tavfl	Address to BYTE High or Lo	W ⁽³⁾		5		5	·	5	ns	
tflqv tfhqv	BYTE to Output Delay ^(3,4)			110	<u> </u>	60		70	ns	
t FLQZ	BYTE Low to Output in High	Z ⁽³⁾		45		20		25	ns	

Notes:

See AC Input/Output Reference Waveform for timing measurements.
 OE may be delayed up to tce – toe after the falling edge of CE without impact on tce.
 Sampled, but not 100% tested.

4. tFLOV, BYTE switching low to valid output delay will be equal to tavov, measured from the time DQ15/A-1 becomes valid.

See Test Configurations, 3.3V Standard Test component values.
 See Test Configurations, 5V High-Speed Test component values.
 See Test Configurations, 5V Standard Test component values.

AC CHARACTERISTICS, READ ONLY OPERATIONS, COMMERCIAL^(2,3) (continued)

	Proc	duct		-8	D			-1	20		
		Vcc	3.3V ±	• 0.3V ⁽⁵⁾	5V ±	10% ⁽⁷⁾	3.3V ±	0.3V ⁽⁵⁾	5V ±	10% ⁽⁷⁾	
	L	oad	50	pF	100) pF	50	pF	100) pF	
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
tavav	Read Cycle Time		150	_	80		180	_	120		ns
tavqv	Address to Output Delay			150		80	_	180	—	120	ns
t ELQV	CE to Output Delay ⁽²⁾			150		80	_	180		120	ns
t PHQV	RP to Output Delay			0.8		0.45	—	0.8		0.45	μs
tGLQV	OE to Output Delay ⁽³⁾		_	90	_	40		90		40	ns
t elox	CE to Output in Low Z ⁽³⁾		0	_	0		0	_	0		ns
t EHQZ	CE to Output in High Z ⁽³⁾		_	80		30		80		30	ns
talax	OE to Output in Low Z ⁽³⁾		0	_	0	—	0	_	0		ns
tgнaz	OE to Output in High Z ⁽³⁾			60		30		60		30	ns
tон	Output Hold from Address, CE, or OE Change, Whichever Occurs First ⁽³⁾		0		0	_	0		0		ns
telfl telfh	CE Low to BYTE High or Low	V ^(3,5)		5		5		5		5	ns
TAVFL	Address to BYTE High or Lov	N ⁽³⁾		5	—	5		5		5	ns
tflqv tfhqv	BYTE to Output Delay ^(3,4)			150	_	80	_	180		120	ns
t FLQZ	BYTE Low to Output in High	Z ⁽³⁾		60		30		60		30	ns

Notes:

Notes:

 See AC Input/Output Reference Waveform for timing measurements.
 OE may be delayed up to tcc – toc after the falling edge of CE without impact on tcc.
 Sampled, but not 100% tested.
 tFLOV, BYTE switching low to valid output delay will be equal to tavov, measured from the time DQ15/A–1 becomes valid.
 See Test Configurations, 3.3V Standard Test component values.
 See Test Configurations, 5V High-Speed Test component values.
 See Test Configurations, 5V Standard Test component values.

AC WAVEFORMS FOR READ OPERATIONS



27

ISSI

BYTE TIMING DIAGRAM FOR READ OPERATIONS



ISSI

	Product			-(60			
	Vcc	3.3V ±	= 0.3V ⁽⁹⁾	5V ± '	10%(10)	5V ±	: 10%(10)	
	Load	50	pF	50	pF	10	0 pF	··
Symbol	Parameter	Min	Max	Min	Мах	Min	Мах	Unit
tavav	Write Cycle Time	110		60		70		ns
t PHWL	RP Setup to WE Going Low	0.8		0.45		0.45	_	μs
TELWL	CE Setup to WE Going Low	0		0		0		ns
tрннwн	Boot Block Lock Setup to WE Going High ^(6,8)	200		100	_	100		ns
tvpwн	VPP Setup to WE Going High ^(5,8)	200		100		100	_	ns
tavwh	Address Setup to WE Going High ⁽³⁾	90	_	50		50		ns
to∨wн	Data Setup to WE Going High ⁽⁴⁾	90		50		50		ns
twLwH	WE Pulse Width	90	_	50		50		ns
twhox	Data Hold Time from WE High ⁽⁴⁾	0		0		0	_	ns
twнах	Address Hold Time from WE High ⁽³⁾	0		0	_	0		ns
twнен	CE Hold Time from WE High	0		0		0		ns
twнw∟	WE Pulse Width High	20		10		20		ns
twhqv1	Duration of Word/Byte Program ^(2,5)	6	_	6		6		μs
twhqv2	Duration of Erase (Boot) ^(2,5,6)	0.3		0.3		0.3		s
twhqv3	Duration of Erase (Parameter) ^(2,5)	0.3		0.3		0.3	_	S
twHQ∨4	Duration of Erase (Main) ^(2,5)	0.6		0.6		0.6		S
tawL	VPP Hold from Valid SRD ^(5,8)	0	_	0		0		ns
tovph	RP Vнн Hold from Valid SRD ^(6,8)	0		0		0		ns
tрнвя	Boot-Block Lock Delay ^(7,8)		200		100		100	ns

Notes:

- 1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC characteristics during read mode.
- 2. The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
- 3. Refer to command definition table for valid AIN.
- 4. Refer to command definition table for valid DIN.
- Program/erase durations are measured to valid SRD data (successful operation, SR.7 = 1). 5.

- 6. For boot block program/erase, RP should be held at VHH or WP should be held at VIH until operation completes successfully.
- 7. Time tPHBR is required for successful locking of the boot block.
- Sampled, but not 100% tested. 8.
- See Test Configurations, 3.3V Standard Test component values.
 See Test Configurations, 5V High-Speed Test component values.
- 11. See Test Configurations, 5V Standard Test component values.

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

ISS

AC CHARACTERISTICS: WE CONTROLLED WRITE OPERATIONS⁽¹⁾, COMMERCIAL (Cont.)

	Pro	duct		-8	0			-	120		
		Vcc	3.3V ±	= 0.3V ⁽⁹⁾	5V ± '	10%(11)	3.3\	' ± 0.3V ⁽⁹⁾	5V ± ⁻	10% ⁽¹¹⁾	
		Load	50	pF	100) pF	5	i0 pF	100) pF	
Symbol	Parameter		Min	Max	Min	Max	Mir	n Max	Min	Max	Unit
tavav	Read Cycle Time		150		80		180) —	120	_	ns
t PHWL	RP Setup to WE Going Low		0.8	` <u> </u>	0.45		0.8		0.45		μs
TELWL	CE Setup to WE Going Low		0	_	0		0		0		ns
tрннwн	Boot Block Lock Setup to WE Going High ^(6,8)		200		100	_	200) —	100		ns
tvpwн	VPP Setup to WE Going High ^(5,8)		200		100	_	200) —	100		ns
tavwн	Address Setup to WE Going High ⁽³⁾		120		50	_	150)	50		ns
tovwн	Data Setup to WE Going High ^(₄)		120		50	—	150) —	50		ns
twi.wh	WE Pulse Width		120		50	_	150) —	50		ns
twhdx	Data Hold Time from WE High ⁽⁴⁾		0		0	—	0		0		ns
twhax	Address Hold Time from WE High ⁽³⁾		0	_	0	—	0	—	0		ns
twhen	CE Hold Time from WE High	 ו	0		0		0		0		ns
twнw∟	WE Pulse Width High		30		30	_	30		30		ns
twnqv1	Word/Byte Program Time ^{(2,5}	5)	6		6		6	_	6	<u> </u>	μs
twhqv2	Erase Duration (Boot) (2,5,6)		0.3	_	0.3	_	0.3		0.3	—	s
twhqv3	Erase Duration Parameter ^{(2,}	,5)	0.3		0.3		0.3	-	0.3		s
twhqv4	Erase Duration (Main) ^(2,5)	-	0.6	_	0.6		0.6		0.6		s
tow∟	VPP Hold from Valid SRD ^(5,8))	0		0	_	0		0		ns
tqvpн	RP Vнн Hold from Valid SRI	D ^(6,8)	0	_	0	_	0		0	_	ns
tPHBR	Boot-Block Lock Delay ^(7,8)			200	_	100		200		100	ns

Notes:

- 1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC characteristics during read mode.
- The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
- 3. Refer to command definition table for valid AN.
- 4. Refer to command definition table for valid D_{IN}.
- 5. Program/erase durations are measured to valid SRD data (successful operation, SR.7 = 1).
- 6. For boot block program/erase, RP should be held at Vнн or WP should be held at Vнн until operation completes successfully.
- 7. Time tPHBR is required for successful locking of the boot block.
- 8. Sampled, but not 100% tested.
- 9. See Test Configurations, 3.3V Standard Test component values.
- 10. See Test Configurations, 5V High-Speed Test component values.
- 11. See Test Configurations, 5V Standard Test component values.

AC WAVEFORMS FOR WRITE AND ERASE OPERATIONS (WE CONTROLLED WRITES)



Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97 ISSI

AC CHARACTERISTICS: $\overline{\text{CE}}$ CONTROLLED WRITE OPERATIONS^(1,12), COMMERCIAL

	Proc	duct			-(60			
		Vcc	3.3V ±	0.3V ⁽⁹⁾	5V ±	10%(10)	5V ±	- 10% ⁽¹¹⁾	
	L	oad	50	pF	50	pF	10	00 pF	
Symbol	Parameter		Min	Мах	Min	Max	Min	Max	Unit
tavav	Write Cycle Time		110		60	_	70	-	ns
t PHEL	RP High Recovery to CE Going Low		0.8		0.45		0.45		μs
twlel	WE Setup to CE Going Low		0		0		0		ns
tрннен	Boot Block Lock Setup to CE Going High ^(6,8)		200		100		100		ns
t VPEH	VPP Setup to CE Going High ^{(5,8})	200		100	_	100	_	ns
TAVEH	Address Setup to CE Going High ⁽³⁾		90		50		50	_	ns
t DVEH	Data Setup to CE Going High ⁽⁴⁾)	90		50		50		ns
t ELEH	CE Pulse Width		90		50	_	50		ns
t EHDX	Data Hold Time from CE High ⁽⁴)	0		0		0	—	ns
t EHAX	Address Hold Time from CE High ⁽³⁾		0		0		0		ns
tенwн	WE Hold Time from CE High		0	_	0		0		ns
TEHEL	CE Pulse Width High		20		10		20	—	ns
tehov1	Duration of Word/Byte Programming Operation ^(2,5)		6		6		6		μs
tehqv2	Erase Duration (Boot) ^(2,5,6)		0.3		0.3		0.3	_	S
tehov3	Erase Duration Parameter ^(2,5)		0.3		0.3		0.3	-	S
tehqv4	Erase Duration (Main) ^(2,5)		0.6	_	0.6	—	0.6		S
tawl	VPP Hold from Valid SRD ^(5,8)		0		0	_	0	—	ns
t QVPH	RP Vнн Hold from Valid SRD ^(6,)	3)	0		0		0		ns
t PH8R	Boot-Block Lock Delay ^(7,8)		_	200		100	_	100	ns

(continued)

AC CHARACTERISTICS: CE CONTROLLED WRITE OPERATIONS^(1,12), COMMERCIAL (Cont.)

		Product		-8	0			-1	20		
		Vcc	3.3V ±	= 0.3V ⁽⁴⁾	5V ±	10%(6)	3.3V ±	0.3V ⁽⁴⁾	5V ±	10%(6)	·····
		Load	50	pF	100) pF	50	pF	100	pF	
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
tavav	Write Cycle Time		150		80		180		120	<u> </u>	ns
TPHEL	RP High Recovery to CE Going Low		0.8		0.45	_	0.8	_	0.45	<u> </u>	μs
twlel	WE Setup to CE Going Low		0		0		0		0		ns
tрннен	Boot Block Lock Setup to CE Going High ^(6,8)		200		100		200	_	100		ns
t VPEH	VPP Setup to CE Going ⁽⁵	,8)	200	<u> </u>	100		200		100		ns
taveh	Address Setup to CE Going High ⁽³⁾		120		50		150		50		ns
TDVEH	Data Setup to CE Going High ⁽⁴⁾		120	_	50		150	_	50		ns
TELEH	CE Pulse Width		120	_	50		150		50		ns
TEHDX	Data Hold Time from CE High ⁽⁴⁾		0		0		0		0		ns
t EHAX	Address Hold Time from CE High ⁽³⁾		0		0		0	_	0		ns
tенwн	WE Hold Time from CE I	ligh	0		0		0		0		ns
tehel	CE Pulse Width High		30		30		30		30		ns
tehav ₁	Duration of Word/Byte Programming Operation	(2,5)	6	_	6		6		6		μs
tehQv₂	Erase Duration (Boot) ^{(2,5}	,6)	0.3		0.3		0.3		0.3	_	s
tehqv₃	Erase Duration Paramet	er ^(2,5)	0.3		0.3		0.3		0.3		s
tehqv₄	Erase Duration (Main) (2.5)	0.6	_	0.6	_	0.6		0.6	_	s
tawr	VPP Hold from Valid SRE) (5,8)	0		0		0		0		ns
tqvpн	RP Vнн Hold from Valid SRD ^(6,8)		0		0		0		0	<u> </u>	ns
tрнвв	Boot-Block Lock Delay ^{(7,}	8)		200		100		200		100	ns

Notes:

See WE Controlled Write Operations for notes 1 through 11.
12. Chip Enable controlled writes: write operations are driven by the valid combination of CE and WE in systems where CE defines the write pulse-width (within a longer WE timing waveform), all setup, hold and inactive WE times should be measured relative to the CE waveform.

ALTERNATE AC WAVEFORMS FOR WRITE AND ERASE OPERATIONS (CE CONTROLLED WRITES)



ERASE AND PROGRAM TIMINGS, COMMERCIAL (TA = 0°C to +70°C)

	VPP		5V ±	⊧ 10%			12V :	± 5%		
	Vcc	3.3V :	± 0.3V	5V ±	: 10%	3.3V	± 0.3V	5V :	: 10%	
Parameter		Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Boot/Parameter	Block Erase Time	0.84	7	0.8	7	0.44	7	0.34	7	s
Main Block Eras	e Time	2.4	14	1.9	14	1.3	14	1.1	14	S
Main Block Write (Byte Mode)	e Time	1.7		1.8		1.6		1.2		S
Main Block Write (Word Mode)	e Time	1.1	<u></u>	0.9		0.8		0.6		S
Byte Write Time		10		10		8	_	8		μs

Notes:

1. All numbers are sampled, not 100% tested.

2. Maximum erase times are specified under worst case conditions. The maximum erase times are tested at the same value independent of Vcc and VPP. See Note 3 for typical conditions.

3. Typical conditions are 25°C with Vcc and VPP at the center of the specified voltage range. Production programming using Vcc = 5.0V, VPP = 12.0V typically results in a 60% reduction in programming time.

4. Contact your ISSI representative for information regarding maximum byte/word write specifications.

ISSI

ISSI[®]

Symbol	Parameter	Min	Мах	Unit
TA	Operating Temperature	-40	+85	°C
Vcc	Vcc Supply Voltage (2.7V) ⁽¹⁾	2.7	3.6	V
	Vcc Supply Voltage $(3.3V \pm 0.3V)^{(1)}$	3.0	3.6	v
	Vcc Supply Voltage (5V \pm 10%) ⁽²⁾	4.5	5.5	V

INDUSTRIAL OPERATING CONDITIONS

Notes:

1. AC specifications are valid at both voltage ranges. See DC Characteristics for voltage range-specific specifications.

2. 10% Vcc specifications apply to 80 and 120 ns versions in their standard test configuration.

Applying Vcc Voltages

When applying V cc voltage to the device, a delay may be required before initiating device operation, depending on the Vcc ramp rate. If Vcc ramps slower than 1V/100 μ s (0.01 V/ μ s) then no delay is required. If V cc ramps faster than 1V/100 μ s (0.01V/ μ s), then a delay of 2 μ s required before initiating device operation. $\overline{RP} = GND$ is recommended during power-up to protect against spurious write signals when V cc is between VLKO and VCCMIN.

Vcc Ramp Rate	Required Timing
≤ 1V/100 μs	No delay required.
> 1V/100 μs	A delay time of 2 μ s is required before any device operation is initiated, including read operations, command writes, program opera tions, and erase operations. This delay is measured beginning from the time Vcc reaches VCCMIN (2.7V for 2.7V-3.6V operation, 3.0V for 3.3V \pm 0.3V operation; and 4.5V for 5V operation).

Notes:

1. These requirements must be strictly followed to guarantee all other read and write specifications.

2. To switch between 3.3V and 5V operation, the system should first transition Vcc from the existing voltage range to GND, and then to the new voltage. Any time the Vcc supply drops below Vccmin, the chip may be reset, aborting any operations pending or in progress.

3. These guidelines must be followed for any Vcc transition from GND.

DC CHARACTERISTICS, INDUSTRIAL TEMPERATURE

		Vcc		-3.6V ± 0.3V	5V ±	: 10%	
Symbol	Description	- Test Conditions	Тур	Max	Тур	Max	Unit
I IL	Input Load Current ⁽¹⁾	Vcc = Vcc Max., Vin = Vcc or GND	±1.0	±1.0			μA
llo	Output Leakage Current ⁽¹⁾	Vcc = Vcc Max., Vin = Vcc or GND	±10	±10		10	μA
lccs	Vcc Standby Current ^(1,3)	$\frac{\text{CMOS Levels: Vcc} = \text{Vcc Max}}{\text{CE} = \text{RP} = \text{WP} = \text{Vcc} \pm 0.2\text{V}}$	60	110	70	150	μA
	_	TTL Levels : $Vcc = Vcc Max$ $\overline{CE} = \overline{RP} = ViH$	0.4	1.5	0.8	2.5	mA
ICCD	Vcc Deep Power-Down Current ⁽¹⁾	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or } GND$ $\overline{RP} = GND \pm 0.2V$	0.2	8	0.2	8	μA
CCR	Vcc Read Current for Word or Byte ^(1,5,6)	$\label{eq:cmost} \begin{array}{l} \hline \textbf{CMOS Inputs: } Vcc = Vcc Max \\ \hline \overrightarrow{CE} = V_{IL}, \ f = 10 \ \text{MHz} \ (5V), \\ 5 \ \text{MHz} \ (3.3V), \ \text{Iout} = 0 \ \text{mA}, \\ \hline \text{Inputs} = \text{GND} \pm 0.2V \ \text{or} \ \text{Vcc} \pm 0.2V \\ \hline \end{array}$	15 .2V	30	50	65	mA
	-	TTL Inputs: $Vcc = Vcc Max$ $\overline{CE} = ViL$, $f = 10 MHz$ (5V), 5 MHz (3.3V), IOUT = 0 mA Inputs = ViL or ViH	15	30	55	70	mA
lccw	Vcc Write Current for Word or Byte ^(1,4)	Vpp = Vppн1 (at 5V) Word Write in Progress	13	30	30	50	mA
	-	Vpp = Vppн2 (at 12V) Word Write in Progress	10	25	30	45	mA
ICCE	Vcc Erase Current ^(1,4)	Vpp = Vppн1 (at 5V) Erase in Progress	13	30	22	45	mA
		Vpp = Vppн2 (at 12V) Erase in Progress	10	25	18	40	mA
ICCES	Vcc Erase Suspend Current ^(1,2)	CE = VIH, VPP = VPPH1 (at 5V) Block Erase Suspend	3	8.0	5	12.0	mA
IPPS	VPP Standby Current ⁽¹⁾	Vpp < Vpph2	±5	±15	±5	±15	μA
IPPD	VPP Deep Power-Down Current ⁽¹⁾	$\overline{RP} = GND \pm 0.2V$	0.2	10	0.2	10	μA
IPPR	VPP Read Current ⁽¹⁾	Vpp ≥ Vppн2	50	200	50	200	μA
IPPW	VPP Write Current ^(1,4) for Word/Byte	Vpp = Vppн1 (at 5V) Word Write in Progress	13	30	13	30	mA
	-	VPP = VPPH2 (at 12V) Word Write in Progress	8	25	8	25	mA
IPPE	VPP Erase Current ^(1,4)	VPP = VPPH1 (at 5V) Block Erase in Progress	13	30	15	25	mA
	-	Vpp = Vppн2 (at 12V) Block Erase in Progress	8	25	10	20	mA
IPPES	VPP Erase Suspend Current ⁽¹⁾	V _{PP} = V _{PPH} Block Erase Suspend in Progress	50	200	50	200	μA

DC CHARACTERISTICS, INDUSTRIAL TEMPERATURE (Continued)

			Vcc		-3.6V ± 0.3V	5V ± -	10%	
Symbol	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
RP	RP Boot Block Unlock Current ^(1,4)	<u> RP</u> = Vнн Vpp = 12V			500		500	μA
lid	A9 Intelligent Identifier Current ^(1,4)	A9 = V ID			500		500	μA
VID	A9 Intelligent Identifier Voltage			11.4	12.6	11.4	12.6	V
ViL	Input Low Voltage			-0.5	0.8	-0.5	0.8	v
Viн	Input High Voltage			2	Vcc+0.5V	2	Vcc+0.5V	V
Vol	Output Low Voltage	$V_{CC} = V_{CC} Min.$ $V_{PP} = 12V$ $I_{OL} = 5.8 mA (5V), 2 m$	A (3.3V	 ')	0.45		0.45	V
Vон1	Output High Voltage (TTL)	Vcc = Vcc Min. Іон = -2.5 mA		2.4		2.4	<u> </u>	۷
Voh2	Output High Voltage	Vcc = Vcc Min. IoH = -2.5 mA	C).85 x Vcc	; _	0.85 x Vcc	> —	V
	(CMOS)	Vcc = Vcc Min. Іон = –100 µА	١	Vcc0.4V		Vcc-0.4V		V
Vpplk	VPP Lock-Out Voltage ⁽³⁾	Complete Write Protection		0	1.5	0	1.5	V
Vррнt	VPP (During Program/Erase Operations)	VPP at 5V		4.5	5.5	4.5	5.5	V
Vpph2	VPP (During Program/Erase Operations)	VPP at 12V		11.4	12.6	11.4	12.6	V
Vlko	Vcc Erase/Write Lock Voltage ⁽⁷⁾			2		2		V
Vнн	RP Unlock Voltage	VPP = 12V Boot Block Write/Erase	e e e e e e e e e e e e e e e e e e e	11.4	12.6	11.4	12.6	V

CAPACITANCE (TA = 25° C, f = 1 MHz)⁽⁴⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
CIN	Input Capacitance	VIN = 0V	6	8	pF
Соит	Output Capacitance	Vout = 0V	10	12	pF

Notes:

1. All currents are in RMS unless otherwise noted. Typical values at Vcc = 5.0V, TA = +25°C. These currents are valid for all product versions (packages and speeds).

2. ICCES is specified with the device deselected. If the device is read while in erase suspend, current draw is the sum of tices and Iccs.

3. Block erases and byte writes are inhibited when VPP = VPPLK, and not guaranteed in the range between VPPH1 and VPPLK.

4. Sampled, not 100% tested.

5. Automatic Power Savings (APS) reduces lccn to less than 1 mA typical, in static operation.

6. CMOS Inputs are either Vcc ± 0.2V or GND ± 0.2V. TTL Inputs are either VL or VIH.

7. For the IS28F200B, address pin A10 follows the Cour capacitance numbers.

8. For all BV/BLV parts, $V_{LKO} = 2.0V$ for both 3.3V and 5V operations.

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97



ISSI

2.7V INPUT RANGE AND MEASUREMENT POINTS



Note:

AC test inputs are driven at 2.7 for a logic "1"and 0.0V for a logic "0" Input timing begins and output timing ends at 1.35V. Input rise and fall times (10% to 90%) <10 ns.

3.3V INPUT RANGE AND MEASUREMENT POINTS



Note:

AC test inputs are driven at 3.0V for a logic land 0.0V for a logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) <10 ns.

5V INPUT RANGE AND MEASUREMENT POINTS



Note:

AC test inputs are driven at VoH (24 VTTL) for a logic "1" and VoL (0.45 VTTL) for a logic "0." Input timing begins at VIH (2.0 VTTL) and VIL (0.8 VTTL). Output timing ends at VIH and VIL. Input rise and fall times (10% to 90%) <10 ns.

TEST CONFIGURATION



Note: See table for component values.

38

TEST CONFIGURATION COMPONENT VALUES

Test Configuration	C∟ (pF)	R1 (Ω)	R2 (Ω)
2.7V and 3.3V Standard Test	50	990	770
5V Standard Test	100	580	390

Note: CL includes jig capacitance.

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-08 07/24/97

AC CHARACTERISTICS READ ONLY OPERATIONS⁽¹⁾, INDUSTRIAL TEMPERATURE

	P	roduct		-8	0			-1	20		
	_	Vcc	3.3V ±	± 0.3V ⁽⁵⁾	5V ±	10% ⁽⁶⁾	2.7V-	3.6V ⁽⁵⁾	5V ±	10%(6)	· · · · · ·
	_	Load	50	pF	10) pF	50	pF	100) pF	
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
tavav	Read Cycle Time		110		80		120		120		ns
tavqv	Address to Output Delay			110		80		120		120	ns
t ELQV	CE to Output Delay ⁽²⁾			110	_	80		120		120	ns
t PHQV	RP to Output Delay		_	0.8		0.45		0.8		0.45	μS
tglav	OE to Output Delay ⁽²⁾			65		40		65		40	ns
t ELQX	CE to Output in Low Z ⁽³⁾		0		0		0		0		ns
tehoz	CE to Output in High Z ⁽³⁾		_	55		30		55		30	ns
tglax	OE to Output in Low Z ⁽³⁾		0		0	<u> </u>	0		0		ns
tgнqz	OE to Output in High Z ⁽³⁾			45		30		55		30	ns
tон	Output Hold from Address CE, or OE Change, Whichever Occurs First ⁽³⁾	-	0	_	0		0		0		ns
telfl telfh	CE Low to BYTE High or Low ⁽³⁾			5		5		5		5	ns
t avfl	Address to BYTE High or Low ⁽³⁾			5		5		5		5	ns
tflav tfhav	BYTE to Output Delay ^(3,4)			110		80		120		120	ns
t flqz	BYTE Low to Output in High Z ⁽³⁾			45		30		45		30	ns

Notes:

See AC Input/Output Reference Waveform for timing measurements.
 OE may be delayed up to tce - toe after the falling edge of CE without impact on tce.
 Sampled, but not 100% tested.

tFLOV, BYTE switching low to valid output delay will be equal to tavov, measured from the time DQ15/A–1 becomes valid.
 See Test Configurations, 2.7V-3.6V and 3.3V ± 0.3V Standard Test component values.
 See Test Configurations, 5V Standard Test component values.

ISS



<u>AC</u> CHARACTERISTICS WE CONTROLLED WRITE OPERATIONS⁽¹⁾, INDUSTRIAL TEMPERATURE

- - - - -

	Proc	luct		-8	0			-1	20		
		Vcc	3.3V ±	= 0.3V ⁽⁹⁾	5V ± '	 0% ⁽¹⁰⁾	2.7V-	3.6V ⁽⁹⁾	5V ± 1	0%(10)	
	L	oad	50	pF	100) pF	50	pF	100) pF	
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
tavav	Write Cycle Time		110		80	_	120		120	_	ns
t PHWL	RP High Recovery to WE Going Low		0.8	<u> </u>	0.45		0.8		0.45	—	μs
t ELWL	CE Setup to WE Going Low		0		0	_	0		0		ns
tрннwн	Boot Block Lock Setup to WE Going High ^(6,8)		200		100		200	_	100		ns
tvpwн	VPP Setup to WE Going High ^(5,8)		200		100		200	_	100		ns
tavwh	Address Setup to to WE Going Low ⁽³⁾		90	_	60		90	_	60		ns
tovwн	Data Setup to to WE Going Low ⁽⁴⁾		90		60		90	—	60	_	ns
twLwн	WE Pulse Width		90		60		90	_	60	_	ns
twhdx	Data Hold Time to WE Going Low ⁽⁴⁾		0	_	0	_	0	—	0		ns
twhax	Address Hold Time from WE High ⁽³⁾		0	_	0		0		0	_	ns
twhen	CE Hold Time from WE High		0	_	0	_	0		0		ns
twнw∟	WE Pulse Width High		30		30	_	30		30		ns
twhqv1	Word/Byte Program Time ^{(2,5,}	.8)	6		6		6		6		μs
twhqv2	Erase Duration (Boot) ^(2,5,6,8)		0.3		0.3		0.3	_	0.3	_	s
twhqv3	Erase Duration (Parameter)	2,5,8)	0.3		0.3	—	0.3	—	0.3	_	S
twhqv4	Erase Duration (Main) ^(2,5,8)		0.6		0.6		0.6	—	0.6		S
towi.	VPP Hold from Valid SRD ^(5,8)		0		0	_	0		0		ns
t QVPH	RP Vнн Hold from Valid SRD	(6,8)	0		0		0		0	_	ns
t PHBR	Boot-Block Lock Delay ^(7,8)		_	200		100	_	200		100	ns

_ ...

- 1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC characteristics during read mode.
- 2. The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
- 3. Refer to command definition table for valid AIN.
- 4. Refer to command definition table for valid D_{IN}.
- 5. Program/erase durations are measured to valid SRD data (successful operation, SR.7 = 1).
- 6. For boot block program/erase, RP should be held at VHH or WP should be held at VIH until operation completes successfully.
- 7. Time tPHBR is required for successful locking of the boot block.
- 8. Sampled, but not 100% tested.
- 9. See Test Configurations, 2.7V-3.6V and 3.3V ± 0.3V Standard Test component values.
- 10. See Test Configurations, 5V Standard Test component values.

ERASE AND PROGRAM TIMINGS (INDUSTRIAL $T_A = -40^{\circ}C$ to +85°C)

Vpp		5V ± 10%				12V ± 5%				
	Vcc		-3.6V ± 0.3V	5V 1	: 10%		/-3.6V ± 0.3V	5V :	± 10%	
Parameter		Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Boot/Parameter Block Erase Time		0.84	7	0.8	7	0.44	7	0.34	7	S
Main Block Erase Tir	ne	2.4	14	1.9	14	1.3	14	1.1	14	s
Main Block Write Tim (Byte Mode)	1ê	1.7	_	1.4	_	1.6		1.2		S
Main Block Write Tim (Word Mode)	10	1.1	_	0.9		0.8		0.6	<u> </u>	S
Byte Write Time		10		10		8		8		μs
Word Write Time		13		13	<u> </u>	8		8		μs

Notes:

1. All numbers are sampled, not 100% tested.

2. Maximum erase times are specified under worst case conditions. The maximum erase times are tested at the same value independent of Vcc and VPP. See Note 3 for typical conditions.

3. Typical conditions are 25°C with Vcc and VPP at the center of the specifed voltage range. Production programming using Vcc = 5.0V, VPP = 12.0V typically results in a 60% reduction in programming time.

<u>AC</u> CHARACTERISTICS CE CONTROLLED WRITE OPERATIONS^(1,11), INDUSTRIAL TEMPERATURE

	Produc	t	-8	80			-1	20		
	Vc	c 3.3V :	± 0.3V ⁽⁹⁾	5V ± '	10%(10)	2.7V-	3.6V ⁽⁹⁾	5V ± 1	10%(10)	
	Load	d 50	pF	100) pF	50	pF	100) pF	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
tavav	Write Cycle Time	110		80		120		120		ns
TPHEL	RP High Recovery to CE Going Low	0.8		0.45		0.8	_	0.45		μs
twlel	WE Setup to CE Going Low	0		0		0		0	_	ns
tрннен	Boot Block Lock Setup to CE Going High ^(6,8)	200		100	_	200	—	100	—	ns
tvpeh	VPP Setup to CE Going High ^(5,8)	200		100		200		100		ns
taven	Address Setup to CE Going High	90		60	_	90	_	60		ns
t dveh	Data Setup to CE Going High ⁽³⁾	90		60		90		60		ns
t ELEH	CE Pulse Width ⁽⁴⁾	90		60		90		60		ns
TEHDX	Data Hold Time from CE High	0		0		0		0	—	ns
TEHAX	Address Hold Time from CE High ⁽⁴⁾	0	ngijaaning	0		0		0	_	ns
tенwн	WE Hold Time from CE High ⁽³⁾	0	-	0		0	_	0		ns
TEHEL	CE Pulse Width High	30	_	30		30	—	30	—	ns
tehov1	Word/Byte Program Time ^(2,5)	6		6		6		6		μs
tenqv2	Erase Duration (Boot) ^(2,5,6)	0.3		0.3		0.3		0.3		s
tенqvз	Erase Duration (Parameter) ^(2,5)	0.3		0.3	_	0.3	—	0.6		S
tehqv4	Erase Duration (Main) ^(2,5)	0.6		0.6		0.6		0.6		S
tawl	Hold from Valid SRD ^(5,8)	0		0		0	_	0	_	ns
tqvpн	RP Vнн Hold from Valid SRD ^{(6,8}) 0	_	0		0		0		ns
t PHBR	Boot-Block Lock Delay ^(7,8)		200	_	100		200		100	ns

Notes:

See WE Controlled Write Operations for notes 1 through 10. 11. Chip Enable controlled writes: write operations are driven by the valid combination of CE and WE in systems where CE defines the write pulse-width (within a longer WE timing waveform), all setup, hold and inactive WE times should be measured relative to the CE waveform.

ISSI

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

 $(V_{CC} = 3.3V \text{ or } 5V, V_{PP} = 5V \text{ or } 12V)$

Speed (ns)	Order Part No.	Package				
60	IS28F200BVB-60T	48-pin TSOP, Bottom Boot Block, 44-pin PSOP (JEDEC ROM Compatible)				
60	IS28F200BVT-60T	48-pin TSOP, Top Boot Block, 44-pin PSOP (JEDEC ROM Compatible)				
80	IS28F200BVB-80T	48-pin TSOP, Bottom Boot Block, 44-pin PSOP (JEDEC ROM Compatible)				
80	IS28F200BVT-80T	48-pin TSOP, Top Boot Block, 44-pin PSOP (JEDEC ROM Compatible)				
120 IS28F200BVB-120T		48-pin TSOP, Bottom Boot Block, 44-pin PSOP (JEDEC ROM Compatible)				
120	IS28F200BVT-120T	48-pin TSOP, Top Boot Block, 44-pin PSOP (JEDEC ROM Compatible)				

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

(Vcc = 3.3V or 5V, VPP = 5V or 12V)

Speed (ns)	Order Part No.	Package				
80	IS28F200BVB-80TI	48-pin TSOP, Bottom Boot Block 44-pin PSOP (JEDEC ROM Compatible)				
80	IS28F200BVT-80TI	48-pin TSOP, Top Boot Block 44-pin PSOP (JEDEC ROM Compatible)				
Vcc = 2.7V or	5V, VPP = 5V or 12V)					
120 IS28F200BLVB-120TI		48-pin TSOP, Bottom Boot Block 44-pin PSOP (JEDEC ROM Compatible				
120	IS28F200BLVT-120TI	48-pin TSOP, Top Boot Block 44-pin PSOP (JEDEC ROM Compatible)				



Integrated Silicon Solution, Inc. 2231 Lawson Lane Santa Clara, CA 95054 Fax: (408) 588-0802

Toll Free: 1-800-379-4774 http://www.issiusa.com

Integrated Silicon Solution, Inc. ADVANCE INFORMATION FL003-0B 07/24/97

PACKAGING INFORMATION

Plastic TSOP - 48 pins Package Code: T (Type I)



Integrated Silicon Solution, Inc. PK13197T48 Rev. B 07/17/97

1221