

M5M5V416BWG

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5V416B is a family of low voltage 4-Mbit static RAMs organized as 262,144-words by 16-bit, fabricated by Mitsubishi's high-performance 0.25µm CMOS technology.

The M5M5V416B is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

M5M5V416BWG is packaged in a CSP (chip scale package), with the outline of 7mm x 8.5mm, ball matrix of 6 x 8 (48pin) and ball pitch of 0.75mm. It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.

From the point of operating temperature, the family is divided into three versions; "Standard", "W-version", and "I-version".

Those are summarized in the part name table below.


FEATURES

- Single +2.7~+3.6V power supply
- Small stand-by current: 0.3µA(3V,typ.)
- No clocks, No refresh
- Data retention supply voltage =2.0V to 3.6V
- All inputs and outputs are TTL compatible.
- Easy memory expansion by $\overline{S1}$, $S2$, $\overline{BC1}$ and $\overline{BC2}$
- Common Data I/O
- Three-state outputs: OR-tie capability
- \overline{OE} prevents data contention in the I/O bus
- Process technology: 0.25µm CMOS
- Package: 48pin 7mm x 8.5mm CSP

Version, Operating temperature	Part name	Power Supply	Access time max.	Stand-by current I _{cc} (PD), V _{cc} =3.0V						Active current I _{cc1} (3.0V, typ.)
				typical *		Ratings (max.)				
				25°C	40°C	25°C	40°C	70°C	85°C	
Standard 0 ~ +70°C	M5M5V416BWG -70L	2.7 ~ 3.6V	70ns	0.3µA	1µA	1µA	3µA	10µA	---	40mA (10MHz) 5mA (1MHz)
	M5M5V416BWG -85L		85ns							
	M5M5V416BWG -10L		100ns							
	M5M5V416BWG -70H	2.7 ~ 3.6V	70ns							
	M5M5V416BWG -85H		85ns							
	M5M5V416BWG -10H		100ns							
W-version -20 ~ +85°C	M5M5V416BWG -70LW	2.7 ~ 3.6V	70ns	0.3µA	1µA	1µA	3µA	10µA	20µA	
	M5M5V416BWG -85LW		85ns							
	M5M5V416BWG -10LW		100ns							
	M5M5V416BWG -70HW	2.7 ~ 3.6V	70ns							
	M5M5V416BWG -85HW		85ns							
	M5M5V416BWG -10HW		100ns							
I-version -40 ~ +85°C	M5M5V416BWG -70LI	2.7 ~ 3.6V	70ns	0.3µA	1µA	1µA	3µA	10µA	20µA	
	M5M5V416BWG -85LI		85ns							
	M5M5V416BWG -10LI		100ns							
	M5M5V416BWG -70HI	2.7 ~ 3.6V	70ns							
	M5M5V416BWG -85HI		85ns							
	M5M5V416BWG -10HI		100ns							

* "typical" parameter is sampled, not 100% tested.

PIN CONFIGURATION (TOP VIEW)



Outline: 48FHA
NC: No Connection

Pin	Function
A0 ~ A17	Address input
DQ1 ~ DQ16	Data input / output
$\overline{S1}$	Chip select input 1
S2	Chip select input 2
\overline{W}	Write control input
\overline{OE}	Output enable input
$\overline{BC1}$	Lower Byte (DQ1 ~ 8)
$\overline{BC2}$	Upper Byte (DQ9 ~ 16)
V _{cc}	Power supply
GND	Ground supply

M5M5V416BWG

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
V _{CC}	Supply voltage	With respect to GND	-0.5* ~ +4.6	V
V _I	Input voltage	With respect to GND	-0.5* ~ V _{CC} + 0.5	
V _O	Output voltage	With respect to GND	0 ~ V _{CC}	
P _d	Power dissipation	T _a =25°C	700	mW
T _a	Operating temperature	Standard (-L, -H)	0 ~ +70	°C
		W-version (-LW, -HW)	-20 ~ +85	
		I-version (-LI, -HI)	-40 ~ +85	
T _{stg}	Storage temperature		-65 ~ +150	°C

* -3.0V in case of AC (Pulse width ≤ 30ns)

DC ELECTRICAL CHARACTERISTICS

(V_{CC}=2.7 ~ 3.6V, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Units		
			Min	Typ	Max			
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3V	V		
V _{IL}	Low-level input voltage		-0.3*		0.6			
V _{OH1}	High-level output voltage 1	I _{OH} = -0.5mA	2.4					
V _{OH2}	High-level output voltage 2	I _{OH} = -0.05mA	V _{CC} -0.5V					
V _{OL}	Low-level output voltage	I _{OL} =2mA			0.4			
I _I	Input leakage current	V _I =0 ~ V _{CC}			±1	μA		
I _O	Output leakage current	$\overline{BC1}$ and $\overline{BC2}$ =V _{IH} or $\overline{S1}$ =V _{IH} or $\overline{S2}$ =V _{IH} or \overline{OE} =V _{IH} , V _{I/O} =0 ~ V _{CC}			±1	μA		
I _{CC1}	Active supply current (AC, MOS level)	$\overline{BC1}$ and $\overline{BC2}$ ≤ 0.2V, $\overline{S1}$ ≤ 0.2V, $\overline{S2}$ ≥ V _{CC} -0.2V other inputs ≤ 0.2V or ≥ V _{CC} -0.2V Output - open (duty 100%)	f = 10MHz	-	40	50	mA	
			f = 1MHz	-	5	10		
I _{CC2}	Active supply current (AC, TTL level)	$\overline{BC1}$ and $\overline{BC2}$ =V _{IL} , $\overline{S1}$ =V _{IL} , $\overline{S2}$ =V _{IH} other pins =V _{IH} or V _{IL} Output - open (duty 100%)	f = 10MHz	-	40	50	mA	
			f = 1MHz	-	5	10		
I _{CC3}	Stand by supply current (AC, MOS level)	< 1 > $\overline{S1}$ ≥ V _{CC} - 0.2V, other inputs = 0 ~ V _{CC} < 2 > $\overline{S2}$ ≤ 0.2V, other inputs = 0 ~ V _{CC} < 3 > $\overline{BC1}$ and $\overline{BC2}$ ≥ V _{CC} - 0.2V $\overline{S1}$ ≤ 0.2V, $\overline{S2}$ ≥ V _{CC} - 0.2V Other inputs=0~V _{CC}	-LW, -LI	+70 ~ +85°C	-	-	48	μA
			-L, -LW, -LI	+70°C	-	-	24	
			-HW, -HI	+70 ~ +85°C	-	-	24	
			-H, -HW, -HI	+40 ~ +70°C	-	-	12	
				+25 ~ +40°C	-	1	3.6	
			-H	0 ~ +25°C	-	0.3	1.2	
			-HW	-20 ~ +25°C	-	0.3	1.2	
	-40 ~ +25°C	-	0.3	1.2				
I _{CC4}	Stand by supply current (AC, TTL level)	$\overline{BC1}$ and $\overline{BC2}$ =V _{IH} or $\overline{S1}$ =V _{IH} or $\overline{S2}$ =V _{IL} Other inputs=0 ~ V _{CC}	-	-	0.5	mA		

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

* -3.0V in case of AC (Pulse width ≤ 30ns)

Note 2: Typical value is for V_{CC}=3.0V and T_a=25°C

CAPACITANCE

(V_{CC}=2.7 ~ 3.6V, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Units
			Min	Typ	Max	
C _I	Input capacitance	V _I =GND, V _I =25mVrms, f=1MHz			10	pF
C _O	Output capacitance	V _O =GND, V _O =25mVrms, f=1MHz			10	

M5M5V416BWG

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change


4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS

(V_{CC}=2.7 ~ 3.6V, unless otherwise noted)

(1) TEST CONDITIONS

Supply voltage	2.7V~3.6V
Input pulse	V _{IH} =2.4V, V _{IL} =0.4V
Input rise time and fall time	5ns
Reference level	V _{OH} =V _{OL} =1.5V Transition is measured ±500mV from steady state voltage.(for t _{en} ,t _{dis})
Output loads	Fig.1,CL=30pF CL=5pF (for t _{en} ,t _{dis})



(2) READ CYCLE

Symbol	Parameter	Limits						Units
		70L,70H,70LW 70HW,70LI,70HI		85L,85H,85LW 85HW,85LI,85HI		10L,10H,10LW 10HW,10LI,10HI		
		Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	70		85		100		ns
t _{a(A)}	Address access time		70		85		100	ns
t _{a(S1)}	Chip select 1 access time		70		85		100	ns
t _{a(S2)}	Chip select 2 access time		70		85		100	ns
t _{a(BC1)}	Byte control 1 access time		70		85		100	ns
t _{a(BC2)}	Byte control 2 access time		70		85		100	ns
t _{a(OE)}	Output enable access time		35		45		50	ns
t _{dis(S1)}	Output disable time after S1 high		25		30		35	ns
t _{dis(S2)}	Output disable time after S2 low		25		30		35	ns
t _{dis(BC1)}	Output disable time after BC1 high		25		30		35	ns
t _{dis(BC2)}	Output disable time after BC2 high		25		30		35	ns
t _{dis(OE)}	Output disable time after OE high		25		30		35	ns
t _{en(S1)}	Output enable time after S1 low	10		10		10		ns
t _{en(S2)}	Output enable time after S2 high	10		10		10		ns
t _{en(BC1)}	Output enable time after BC1 low	10		10		10		ns
t _{en(BC2)}	Output enable time after BC2 low	10		10		10		ns
t _{en(OE)}	Output enable time after OE low			5		5		ns
t _{v(A)}	Data valid time after address	10		10		10		ns

(3) WRITE CYCLE

Symbol	Parameter	Limits						Units
		70L,70H,70LW 70HW,70LI,70HI		85L,85H,85LW 85HW,85LI,85HI		10L,10H,10LW 10HW,10LI,10HI		
		Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	70		85		100		ns
t _{w(W)}	Write pulse width	55		60		75		ns
t _{su(A)}	Address setup time	0		0		0		ns
t _{su(A-WH)}	Address setup time with respect to W	65		70		85		ns
t _{su(BC1)}	Byte control 1 setup time	65		70		85		ns
t _{su(BC2)}	Byte control 2 setup time	65		70		85		ns
t _{su(S1)}	Chip select 1 setup time	65		70		85		ns
t _{su(S2)}	Chip select 2 setup time	65		70		85		ns
t _{su(D)}	Data setup time	35		35		40		ns
t _{h(D)}	Data hold time	0		0		0		ns
t _{rec(W)}	Write recovery time	0		0		0		ns
t _{dis(W)}	Output disable time from W low		25		30		35	ns
t _{dis(OE)}	Output disable time from OE high		25		30		35	ns
t _{en(W)}	Output enable time from W high	5		5		5		ns
t _{en(OE)}	Output enable time from OE low	5		5		5		ns

M5M5V416BWG


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change


4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

(4) TIMING DIAGRAMS

Read cycle



Write cycle (W control mode)




M5M5V416BWG

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



Note 3: Hatching indicates the state is "don't care".

Note 4: A Write occurs during $\overline{S1}$ low, S2 high overlaps $\overline{BC1}$ and/or $\overline{BC2}$ low and \overline{W} low.

Note 5: When the falling edge of \overline{W} is simultaneously or prior to the falling edge of $\overline{BC1}$ and/or $\overline{BC2}$ or the falling edge of $\overline{S1}$ or rising edge of S2, the outputs are maintained in the high impedance state.

Note 6: Don't apply inverted phase signal externally when DQ pin is in output mode.


M5M5V416BWG

PRELIMINARY


Notice: This is not a final specification.
Some parametric limits are subject to change

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

Write cycle ($\overline{S1}$ control mode)



Write cycle ($S2$ control mode)



M5M5V416BWG

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Units		
			Min	Typ	Max			
V _{CC} (PD)	Power down supply voltage		2.0			V		
V _I (BC)	Byte control input $\overline{BC1}$ & $\overline{BC2}$		2.0			V		
V _I ($\overline{S1}$)	Chip select input $\overline{S1}$		2.0			V		
V _I (S2)	Chip select input S2				0.2	V		
I _{CC} (PD)	Power down supply current	V _{CC} =3.0V 1) $\overline{BC1}$ and $\overline{BC2} \geq V_{CC}-0.2V$ $\overline{S1} \leq 0.2V$ or $S2 \geq V_{CC}-0.2V$ other inputs=0~3V 2) $\overline{S1} \geq V_{CC}-0.2V$ other inputs=0~3V 3) $S2 \leq 0.2V$ other inputs=0~3V	-LW, -LI	+70 ~ +85°C	-	-	40	μA
			-L, -LW, -LI	+70°C	-	-	20	μA
			-HW, -HI	+70 ~ +85°C	-	-	20	μA
			-H, -HW, -HI	+40 ~ +70°C	-	-	10	μA
			-H, -HW, -HI	+25 ~ +40°C	-	1	3	μA
			-H	0 ~ +25°C	-	0.3	1	μA
			-HW	-20 ~ +25°C	-	0.3	1	μA
-HI	-40 ~ +25°C	-	0.3	1	μA			

Typical value is for Ta=25°C

(2) TIMING REQUIREMENTS

Symbol	Parameter	Test conditions	Limits			Units
			Min	Typ	Max	
t _{su} (PD)	Power down set up time		0			ns
t _{rec} (PD)	Power down recovery time		5			ms

(3) TIMING DIAGRAM


BC control mode



S1 control mode



S2 control mode



M5M5V416BWG

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Date</u>	<u>Remark</u>
W01	The first edition	'98 . 07 . 23	Preliminary
W02	Font problem fixed	'98 . 08 . 27	Preliminary
W03	70ns version added	'98 . 12 . 16	Preliminary

48FHA

48pin 7.0X8.5mm body M-CSP

EIAJ Package Code	JEDEC Code	Weight(g)
-	-	

