

## MCP (Multi-Chip Package) FLASH MEMORY & SRAM CMOS

# 8M (× 8/× 16) FLASH MEMORY & 1M (× 8) STATIC RAM

## MB84VA2006-10/MB84VA2007-10

### ■ FEATURES

- Power supply voltage of 2.7 to 3.6 V
- High performance  
100 ns maximum access time
- Operating Temperature  
-20 to +85°C

#### — FLASH MEMORY


- Minimum 100,000 write/erase cycles
- Sector erase architecture  
One 16 K byte, two 8 K bytes, one 32 K byte, and fifteen 64 K bytes.  
Any combination of sectors can be concurrently erased. Also supports full chip erase.
- Boot Code Sector Architecture  
MB84VA2006: Top sector  
MB84VA2007: Bottom sector
- Embedded Erase™ Algorithms  
Automatically pre-programs and erases the chip or any sector
- Embedded Program™ Algorithms  
Automatically writes and verifies data at specified address
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready-Busy output (RY/BY)  
Hardware method for detection of program or erase cycle completion
- Automatic sleep mode  
When addresses remain stable, automatically switch themselves to low power mode.
- Low V<sub>cc</sub> write inhibit ≤ 2.5 V
- Erase Suspend/Resume  
Suspends the erase operation to allow a read in another sector within the same device
- Please refer to "MBM29LV800TA/BA" data sheet in detailed function

#### — SRAM


- Power dissipation  
Operating : 35 mA max.  
Standby : 30 μA max.
- Power down features using  $\overline{CE1}$ s and CE2s
- Data retention supply voltage: 2.0 V to 3.6 V

# MB84VA2006-10/MB84VA2007-10

## ■ BLOCK DIAGRAM



## ■ EXAMPLE OF CONNECTION WITH CHIPSET



## ■ PIN ASSIGNMENTS

(Top View)

	A	B	C	D	E	F	G	H
6	$\overline{CE}1s$	V <sub>SS</sub>	DQ <sub>1</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>4</sub>	CE2s	A <sub>9</sub>
5	A <sub>10</sub>	DQ <sub>5</sub>	DQ <sub>2</sub>	A <sub>0</sub>	A <sub>3</sub>	A <sub>7</sub>	RY/ $\overline{BY}$	A <sub>14</sub>
4	$\overline{OE}$	DQ <sub>7</sub>	DQ <sub>4</sub>	DQ <sub>0</sub>	A <sub>6</sub>	A <sub>18</sub>	RESET	A <sub>15</sub>
3	A <sub>11</sub>	A <sub>8</sub>	A <sub>5</sub>	DQ <sub>8</sub>	DQ <sub>3</sub>	DQ <sub>12</sub>	A <sub>12</sub>	BYTE
2	A <sub>13</sub>	A <sub>17</sub>	SA*	$\overline{CE}f$	DQ <sub>10</sub>	V <sub>ccf</sub>	DQ <sub>6</sub>	DQ <sub>15</sub> /A <sub>-1</sub>
1	$\overline{WE}$	V <sub>CCS</sub>	A <sub>16</sub>	V <sub>SS</sub>	DQ <sub>9</sub>	DQ <sub>11</sub>	DQ <sub>13</sub>	DQ <sub>14</sub>

\*: A<sub>16</sub> for SRAM

**Table 1 Pin Configuration**

Pin	Function	Input/ Output
A <sub>0</sub> to A <sub>15</sub>	Address Inputs (Common)	I
A <sub>-1</sub> , A <sub>16</sub> to A <sub>18</sub>	Address Input (Flash)	I
SA	Address Input (SRAM)	I
DQ <sub>0</sub> to DQ <sub>7</sub>	Data Inputs/Outputs (Common)	I/O
DQ <sub>8</sub> to DQ <sub>15</sub>	Data Inputs/Outputs (Flash)	I/O
$\overline{CE}f$	Chip Enable (Flash)	I
$\overline{CE}1s$	Chip Enable (SRAM)	I
CE2s	Chip Enable (SRAM)	I
$\overline{OE}$	Output Enable (Common)	I
$\overline{WE}$	Write Enable (Common)	I
RY/ $\overline{BY}$	Ready/Busy Outputs (Flash)	O
BYTE	Selects 8-bit or 16-bit mode (Flash)	I
RESET	Hardware Reset Pin/Sector Protection Unlock (Flash)	I
N.C.	No Internal Connection	—
V <sub>SS</sub>	Device Ground (Common)	Power
V <sub>ccf</sub>	Device Power Supply (Flash)	Power
V <sub>CCS</sub>	Device Power Supply (SRAM)	Power

# MB84VA2006-10/MB84VA2007-10

## ■ PRODUCT LINE UP

		Flash Memory	SRAM
Ordering Part No.	$V_{CC} = 3.0\text{ V} \begin{matrix} +0.6\text{ V} \\ -0.3\text{ V} \end{matrix}$	MB84VA2006-10/MB84VA2007-10	
Max. Address Access Time (ns)		100	100
Max. $\overline{CE}$ Access Time (ns)		100	100
Max. $\overline{OE}$ Access Time (ns)		40	50

## ■ BUS OPERATIONS

Table 2 User Bus Operations (BYTE= $V_{IL}$ )

Operation (1), (3)	$\overline{CEf}$	$\overline{CE1s}$	$\overline{CE2s}$	$\overline{OE}$	$\overline{WE}$	DQ <sub>0</sub> to DQ <sub>7</sub>	DQ <sub>8</sub> to DQ <sub>15</sub>	RESET
Full Standby	H	H	X	X	X	HIGH-Z	HIGH-Z	H
		X	L					
Output Disable	X	X	X	H	H	HIGH-Z	HIGH-Z	H
Read from Flash (2)	L	H	X	L	H	D <sub>OUT</sub>	HIGH-Z	H
		X	L					
Write to Flash	L	H	X	H	L	D <sub>IN</sub>	HIGH-Z	H
		X	L					
Read from SRAM	H	L	H	L	H	D <sub>OUT</sub>	HIGH-Z	H
Write to SRAM	H	L	H	X	L	D <sub>IN</sub>	HIGH-Z	H
Flash Hardware Reset	X	H	X	X	X	HIGH-Z	HIGH-Z	L
		X	L					

Table 3 User Bus Operations (BYTE= $V_{IH}$ )

Operation (1), (3)	$\overline{CEf}$	$\overline{CE1s}$	$\overline{CE2s}$	$\overline{OE}$	$\overline{WE}$	DQ <sub>0</sub> to DQ <sub>7</sub>	DQ <sub>8</sub> to DQ <sub>15</sub>	RESET
Full Standby	H	H	X	X	X	HIGH-Z	HIGH-Z	H
		X	L					
Output Disable	X	X	X	H	H	HIGH-Z	HIGH-Z	H
Read from Flash (2)	L	H	X	L	H	D <sub>OUT</sub>	D <sub>OUT</sub>	H
		X	L					
Write to Flash	L	H	X	H	L	D <sub>IN</sub>	D <sub>IN</sub>	H
		X	L					
Read from SRAM	H	L	H	L	H	D <sub>OUT</sub>	HIGH-Z	H
Write to SRAM	H	L	H	X	L	D <sub>IN</sub>	HIGH-Z	H
Flash Hardware Reset	X	H	X	X	X	HIGH-Z	HIGH-Z	L
		X	L					

**Legend:** L =  $V_{IL}$ , H =  $V_{IH}$ , X =  $V_{IL}$  or  $V_{IH}$ . See DC Characteristics for voltage levels.

- Notes:**
1. Other operations except for indicated this column are inhibited.
  2.  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.
  4. Do not apply  $\overline{CEf} = V_{IL}$ ,  $\overline{CE1s} = V_{IL}$  and  $\overline{CE2s} = V_{IH}$  at a time.

# MB84VA2006-10/MB84VA2007-10

## ■ FLEXIBLE SECTOR-ERASE ARCHITECTURE on FLASH MEMORY

- One 16 K byte, two 8 K bytes, one 32 K byte, and fifteen 64 K bytes.
- Individual-sector, multiple-sector, or bulk-erase capability.

	(×8)	(×16)		(×8)	(×16)
16K byte	FFFFFH	7FFFFH	64K byte	FFFFFH	7FFFFH
8K byte	FC000H	7E000H	64K byte	F0000H	78000H
8K byte	FA000H	7D000H	64K byte	E0000H	70000H
32K byte	F8000H	7C000H	64K byte	D0000H	68000H
64K byte	F0000H	78000H	64K byte	C0000H	60000H
64K byte	E0000H	70000H	64K byte	B0000H	58000H
64K byte	D0000H	68000H	64K byte	A0000H	50000H
64K byte	C0000H	60000H	64K byte	90000H	48000H
64K byte	B0000H	58000H	64K byte	80000H	40000H
64K byte	A0000H	50000H	64K byte	70000H	38000H
64K byte	90000H	48000H	64K byte	60000H	30000H
64K byte	80000H	40000H	64K byte	50000H	28000H
64K byte	70000H	38000H	64K byte	40000H	20000H
64K byte	60000H	30000H	64K byte	30000H	18000H
64K byte	50000H	28000H	64K byte	20000H	10000H
64K byte	40000H	20000H	64K byte	10000H	08000H
64K byte	30000H	18000H	32K byte	08000H	04000H
64K byte	20000H	10000H	8K byte	06000H	03000H
64K byte	10000H	08000H	8K byte	04000H	02000H
64K byte	00000H	00000H	16K byte	00000H	00000H

**MB84VA2006 Sector Architecture**

**MB84VA2007 Sector Architecture**

# MB84VA2006-10/MB84VA2007-10

Table 4 Sector Address Tables (MB84VA2006)

Sector Address	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	X	X	X	00000H to 0FFFFH	00000H to 07FFFH
SA1	0	0	0	1	X	X	X	10000H to 1FFFFH	08000H to 0FFFFH
SA2	0	0	1	0	X	X	X	20000H to 2FFFFH	10000H to 17FFFH
SA3	0	0	1	1	X	X	X	30000H to 3FFFFH	18000H to 1FFFFH
SA4	0	1	0	0	X	X	X	40000H to 4FFFFH	20000H to 27FFFH
SA5	0	1	0	1	X	X	X	50000H to 5FFFFH	28000H to 2FFFFH
SA6	0	1	1	0	X	X	X	60000H to 6FFFFH	30000H to 37FFFH
SA7	0	1	1	1	X	X	X	70000H to 7FFFFH	38000H to 3FFFFH
SA8	1	0	0	0	X	X	X	80000H to 8FFFFH	40000H to 47FFFH
SA9	1	0	0	1	X	X	X	90000H to 9FFFFH	48000H to 4FFFFH
SA10	1	0	1	0	X	X	X	A0000H to AFFFFH	50000H to 57FFFH
SA11	1	0	1	1	X	X	X	B0000H to BFFFFH	58000H to 5FFFFH
SA12	1	1	0	0	X	X	X	C0000H to CFFFFH	60000H to 67FFFH
SA13	1	1	0	1	X	X	X	D0000H to DFFFFH	68000H to 6FFFFH
SA14	1	1	1	0	X	X	X	E0000H to EFFFFH	70000H to 77FFFH
SA15	1	1	1	1	0	X	X	F0000H to F7FFFH	78000H to 7BFFFH
SA16	1	1	1	1	1	0	0	F8000H to F9FFFH	7C000H to 7CFFFH
SA17	1	1	1	1	1	0	1	FA000H to FBFFFH	7D000H to 7DFFFH
SA18	1	1	1	1	1	1	X	FC000H to FFFFFH	7E000H to 7FFFFH

# MB84VA2006-10/MB84VA2007-10

**Table 5 Sector Address Tables (MB84VA2007)**

Sector Address	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	0	0	X	00000H to 03FFFFH	00000H to 01FFFFH
SA1	0	0	0	0	0	1	0	04000H to 05FFFFH	02000H to 02FFFFH
SA2	0	0	0	0	0	1	1	06000H to 07FFFFH	03000H to 03FFFFH
SA3	0	0	0	0	1	X	X	08000H to 0FFFFH	04000H to 07FFFFH
SA4	0	0	0	1	X	X	X	10000H to 1FFFFH	08000H to 0FFFFH
SA5	0	0	1	0	X	X	X	20000H to 2FFFFH	10000H to 17FFFFH
SA6	0	0	1	1	X	X	X	30000H to 3FFFFH	18000H to 1FFFFH
SA7	0	1	0	0	X	X	X	40000H to 4FFFFH	20000H to 27FFFFH
SA8	0	1	0	1	X	X	X	50000H to 5FFFFH	28000H to 2FFFFH
SA9	0	1	1	0	X	X	X	60000H to 6FFFFH	30000H to 37FFFFH
SA10	0	1	1	1	X	X	X	70000H to 7FFFFH	38000H to 3FFFFH
SA11	1	0	0	0	X	X	X	80000H to 8FFFFH	40000H to 47FFFFH
SA12	1	0	0	1	X	X	X	90000H to 9FFFFH	48000H to 4FFFFH
SA13	1	0	1	0	X	X	X	A0000H to AFFFFH	50000H to 57FFFFH
SA14	1	0	1	1	X	X	X	B0000H to BFFFFH	58000H to 5FFFFH
SA15	1	1	0	0	X	X	X	C0000H to CFFFFH	60000H to 67FFFFH
SA16	1	1	0	1	X	X	X	D0000H to DFFFFH	68000H to 6FFFFH
SA17	1	1	1	0	X	X	X	E0000H to EFFFFH	70000H to 77FFFFH
SA18	1	1	1	1	X	X	X	F0000H to FFFFFH	78000H to 7FFFFH

# MB84VA2006-10/MB84VA2007-10

**Table 6.1 Flash Memory Autoselect Codes**

Type		A <sub>6</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>-1</sub> <sup>*1</sup>	Code (HEX)
Manufacturer's Code		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	04H
Device Code	MB84VA2006	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	DAH
					X	22DAH
	MB84VA2007	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	5BH
					X	225BH

\*1: A<sub>-1</sub> is for Byte mode.

**Table 6.2 Expanded Autoselect Code Table**

Type		Code	DQ <sub>15</sub>	DQ <sub>14</sub>	DQ <sub>13</sub>	DQ <sub>12</sub>	DQ <sub>11</sub>	DQ <sub>10</sub>	DQ <sub>9</sub>	DQ <sub>8</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>
Manufacturer's Code		04H	A <sub>-1</sub> /0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device Code	MB84VA2006 (B) (W)	DAH	A <sub>-1</sub>	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	1	0	1	1	0	1	0
		22DAH	0	0	1	0	0	0	1	0	1	1	0	1	1	0	1	0
Device Code	MB84VA2007 (B) (W)	5BH	A <sub>-1</sub>	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	1	0	1	1	0	1	1
		225BH	0	0	1	0	0	0	1	0	0	1	0	1	1	0	1	1

(B): Byte mode

(W): Word mode



# MB84VA2006-10/MB84VA2007-10

**Table 7 Flash Memory Command Definitions**

Command Sequence		Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
			Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	word Byte	1	XXXH	F0H	—	—	—	—	—	—	—	—	—	—
Read/Reset	word Byte	3	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	F0H	RA	RD	—	—	—	—
Autoselect	word Byte	3	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	90H	—	—	—	—	—	—
Program	word Byte	4	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	A0H	PA	PD	—	—	—	—
Chip Erase	word Byte	6	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	80H	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	10H
Sector Erase	word Byte	6	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	80H	555H AAAH	AAH	2AAH 555H	55H	SA	30H
Sector Erase Suspend			Erase can be suspended during sector erase with Addr ("H" or "L"). Data (B0H)											
Sector Erase Resume			Erase can be resumed after suspend with Addr ("H" or "L"). Data (30H)											
Set to Fast Mode	word Byte	3	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	20H	—	—	—	—	—	—
Fast Program (Note)	word Byte	2	XXXH XXXH	A0H	PA	PD	—	—	—	—	—	—	—	—
Reset from Fast Mode	word Byte	2	XXXH XXXH	90H	XXXH XXXH	F0H	—	—	—	—	—	—	—	—
Extended Sector Protect	word Byte	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD	—	—	—	—

Address bits A<sub>11</sub> to A<sub>20</sub> = X = "H" or "L" for all address commands except for Program Address (PA) and Sector Address (SA).

Bus operations are defined in Table 2.

Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

RA =Address of the memory location to be read.

PA =Address of the memory location to be programmed. Addresses are latched on the falling edge of the write pulse.

SA =Address of the sector to be erased. The combination of A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, and A<sub>13</sub> will uniquely select any sector.

RD =Data read from location RA during read operation.

PD =Data to be programmed at location PA.

SPA =Sector address to be protected. Set sector address (SA) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0).

SD =Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

**Note:**This command is valid while Fast Mode.

# MB84VA2006-10/MB84VA2007-10

## ■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-55°C to +125°C
Ambient Temperature with Power Applied .....	-25°C to +85°C
Voltage with Respect to Ground All pins (Note) .....	-0.3 V to $V_{ccf} + 0.5$ V
	-0.3 V to $V_{ccs} + 0.5$ V
$V_{ccf}/V_{ccs}$ Supply (Note) .....	-0.3 V to +4.6 V

**Note:** Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negativeovershoot  $V_{ss}$  to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are  $V_{ccf} + 0.5$  V or  $V_{ccs} + 0.5$  V. During voltage transitions, outputs may positive overshoot to  $V_{cc} + 2.0$  V for periods of up to 20 ns.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING RANGES

Commercial Devices

Ambient Temperature ( $T_A$ ) .....

.....	-20°C to +85°C
-------	----------------

$V_{ccf}/V_{ccs}$  Supply Voltages.....+2.7 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

# MB84VA2006-10/MB84VA2007-10

## ■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ.	Max.	Unit	
I <sub>LI</sub>	Input Leakage Current	—		-1.0	—	+1.0	μA	
I <sub>LO</sub>	Output Leakage Current	—		-1.0	—	+1.0	μA	
I <sub>CC1f</sub>	Flash V <sub>CC</sub> Active Current (Read)	V <sub>CCf</sub> = V <sub>CC</sub> Max., $\overline{CEf}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub>	Byte	t <sub>CYCLE</sub> = 10 MHz	—	—	22	mA
			Word		—	—	25	
			Byte	t <sub>CYCLE</sub> = 5 MHz	—	—	12	
			Word		—	—	15	
I <sub>CC2f</sub>	Flash V <sub>CC</sub> Active Current (Program/Erase)	V <sub>CCf</sub> = V <sub>CC</sub> Max., $\overline{CEf}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub>		—	—	35	mA	
I <sub>CC1S</sub>	SRAM V <sub>CC</sub> Active Current	V <sub>CCS</sub> = V <sub>CC</sub> Max., $\overline{CE1s}$ = V <sub>IL</sub> , $\overline{CE2s}$ = V <sub>IH</sub>	t <sub>CYCLE</sub> = 10 MHz	—	—	40	mA	
			t <sub>CYCLE</sub> = 1 MHz	—	—	12	mA	
I <sub>CC2S</sub>	SRAM V <sub>CC</sub> Active Current	$\overline{CE1s}$ = 0.2 V, $\overline{CE2s}$ = V <sub>CCS</sub> - 0.2 V, $\overline{WE}$ = V <sub>CCS</sub> - 0.2 V	t <sub>CYCLE</sub> = 10 MHz	—	—	35	mA	
			t <sub>CYCLE</sub> = 1 MHz	—	—	8	mA	
I <sub>SB1f</sub>	Flash V <sub>CC</sub> Standby Current	V <sub>CCf</sub> = V <sub>CC</sub> Max., $\overline{CEf}$ = V <sub>CCf</sub> ± 0.3 V RESET = V <sub>CCf</sub> ± 0.3 V		—	—	5	μA	
I <sub>SB2f</sub>	Flash V <sub>CC</sub> Standby Current (RESET)	V <sub>CCf</sub> = V <sub>CC</sub> Max., RESET = V <sub>SS</sub> ± 0.3 V		—	—	5	μA	
I <sub>SB1S</sub>	SRAM V <sub>CC</sub> Standby Current	$\overline{CE1s}$ = V <sub>IH</sub> or $\overline{CE2s}$ = V <sub>IL</sub>		—	—	2	mA	
I <sub>SB2S**</sub>	SRAM V <sub>CC</sub> Standby Current	$\overline{CE1s}$ = V <sub>CC</sub> - 0.2 V or $\overline{CE2s}$ = 0.2 V	V <sub>CCS</sub> = 3.0 V ± 10%	T <sub>A</sub> = 25°C	—	1	2	μA
				T <sub>A</sub> = -20 to +85°C	—	—	35	μA
			V <sub>CCS</sub> = 3.3 V ± 0.3 V	T <sub>A</sub> = 25°C	—	2	3	μA
				T <sub>A</sub> = -20 to +85°C	—	—	40	μA
			V <sub>CCS</sub> = 3.0 V	T <sub>A</sub> = 25°C	—	—	1	μA
				T <sub>A</sub> = -20 to +40°C	—	—	3	μA
T <sub>A</sub> = -20 to +85°C	—	—	—	30	μA			
V <sub>IL</sub>	Input Low Level	—		-0.3	—	0.6	V	
V <sub>IH</sub>	Input High Level	—		2.2	—	V <sub>CC</sub> +0.3*	V	
V <sub>OL</sub>	Output Low Voltage Level	I <sub>OL</sub> = 2.1 mA, V <sub>CCf</sub> = V <sub>CCS</sub> = V <sub>CC</sub> Min.		—	—	0.4	V	
V <sub>OH</sub>	Output High Voltage Level	I <sub>OH</sub> = -500 μA, V <sub>CCf</sub> = V <sub>CCS</sub> = V <sub>CC</sub> Min.		V <sub>CC</sub> -0.5	—	—	V	
V <sub>LKO</sub>	Flash Low V <sub>CC</sub> Lock-Out Voltage	—		2.3	—	2.5	V	

\* : V<sub>CC</sub> indicate lower of V<sub>CCf</sub> or V<sub>CCS</sub>

\*\* : During standby mode with  $\overline{CE1s}$  = V<sub>CCS</sub> - 0.2 V, CE2s should be CE2s < 0.2V or CE2s > V<sub>CCS</sub> - 0.2V


# MB84VA2006-10/MB84VA2007-10

## ■ AC CHARACTERISTICS

### • CE Timing

Parameter Symbols		Description	Test Setup		-10	Unit
JEDEC	Standard					
—	t <sub>CCR</sub>	CE Recover Time	—	Min.	0	ns

### • Timing Diagram for alternating SRAM to Flash




### • Read Only Operations Characteristics (Flash)

Parameter Symbols		Description	Test Setup	-10 (Note)		Unit
JEDEC	Standard			Min.	Max.	
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	—	100	—	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	$\overline{CE}_f = V_{IL}$ $\overline{OE} = V_{IL}$	—	100	ns
t <sub>ELQV</sub>	t <sub>CEf</sub>	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	—	100	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Delay	—	—	40	ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output High-Z	—	—	30	ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output High-Z	—	—	30	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time From Addresses, $\overline{CE}_f$ or $\overline{OE}$ , Whichever Occurs First	—	0	—	ns
—	t <sub>READY</sub>	RESET Pin Low to Read Mode	—	—	20	μs
—	t <sub>ELFL</sub> t <sub>ELFH</sub>	CE or BYTE Switching Low or High	—	—	5	ns

**Note:** Test Conditions—Output Load: 1 TTL gate and 30 pF  
 Input rise and fall times: 5 ns  
 Input pulse levels: 0.0 V to 3.0 V  
 Timing measurement reference level  
 Input: 1.5 V  
 Output: 1.5 V

# MB84VA2006-10/MB84VA2007-10

## • Read Cycle (Flash)



# MB84VA2006-10/MB84VA2007-10


## • Erase/Program Operations (Flash)

Parameter Symbols		Description	-10			Unit
JEDEC	Standard		Min.	Typ.	Max.	
tAVAV	tWC	Write Cycle Time	100	—	—	ns
tAVWL	tAS	Address Setup Time ( $\overline{WE}$ to Addr.)	0	—	—	ns
tAVEL	tAS	Address Setup Time ( $\overline{CEf}$ to Addr.)	0	—	—	ns
tWLAX	tAH	Address Hold Time ( $\overline{WE}$ to Addr.)	50	—	—	ns
tELAX	tAH	Address Hold Time ( $\overline{CEf}$ to Addr.)	50	—	—	ns
tDVWH	tDS	Data Setup Time	50	—	—	ns
tWHDX	tDH	Data Hold Time	0	—	—	ns
—	toES	Output Enable Setup Time	0	—	—	ns
—	toEH	Output Enable Hold Time	0	—	—	ns
		Read Toggle and Data Polling	10	—	—	ns
tGHEL	tGHEL	Read Recover Time Before Write ( $\overline{OE}$ to $\overline{CEf}$ )	0	—	—	ns
tGHWL	tGHWL	Read Recover Time Before Write ( $\overline{OE}$ to $\overline{WE}$ )	0	—	—	ns
tWLEL	tWS	$\overline{WE}$ Setup Time ( $\overline{CEf}$ to $\overline{WE}$ )	0	—	—	ns
tELWL	tCS	$\overline{CEf}$ Setup Time ( $\overline{WE}$ to $\overline{CEf}$ )	0	—	—	ns
tEHWL	tWH	$\overline{WE}$ Hold Time ( $\overline{CEf}$ to $\overline{WE}$ )	0	—	—	ns
tWHEH	tCH	$\overline{CEf}$ Hold Time ( $\overline{WE}$ to $\overline{CEf}$ )	0	—	—	ns
tWLWH	tWP	Write Pulse Width	50	—	—	ns
tELEH	tCP	$\overline{CEf}$ Pulse Width	50	—	—	ns
tWHWL	tWPH	Write Pulse Width High	30	—	—	ns
tEHEL	tCPH	$\overline{CEf}$ Pulse Width High	30	—	—	ns
tWHWH1	tWHWH1	Byte Programming Operation	—	8	—	$\mu$ s
tWHWH2	tWHWH2	Sector Erase Operation (Note 1)	—	1	—	sec
			—	—	15	sec
—	tVCS	V <sub>ccf</sub> Setup Time	50	—	—	$\mu$ s
—	tVLHT	Voltage Transition Time (Note 2)	4	—	—	$\mu$ s
—	tVIDR	Rise Time to V <sub>ID</sub> (Note 2)	500	—	—	ns
—	tRB	Recover Time from RY/BY	0	—	—	ns
—	tRP	RESET Pulse Width	500	—	—	ns
—	tRH	RESET Hold Time Before Read	200	—	—	ns
—	tEOE	Delay Time from Embedded Output Enable	—	—	100	ns
—	tBUSY	Program/Erase Valid to RY/BY Delay	—	—	90	ns
—	tFLQZ	BYTE Switching Low to Output High-Z	—	—	30	ns
—	tFLQV	BYTE Switching High to Output Active	30	—	—	ns

**Note** : 1. This does not include the preprogramming time.


2. This timing is for Sector Protection Operation.

• Write Cycle (WE control) (Flash)



- Notes:**
1. PA is address of the memory location to be programmed.
  2. PD is data to be programmed at byte address.
  3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
  4. DOUT is the output of the data written to the device.
  5. Figure indicates last two bus cycles out of four cycle sequence
  6. These waveforms are for the x16 mode. The addresses differ from x8 mode.


• Write Cycle ( $\overline{CEf}$  control) (Flash)



- Notes:**
1. PA is address of the memory location to be programmed.
  2. PD is data to be programmed at byte address.
  3.  $\overline{DQ_7}$  is the output of the complement of the data written to the device.
  4. D<sub>OUT</sub> is the output of the data written to the device.
  5. Figure indicates last two bus cycles out of four bus cycle sequence
  6. These waveforms are for the x16 mode. The addresses differ from x8 mode.




• AC Waveforms Chip/Sector Erase Operations (Flash)




- Notes:**
1. SA is the sector address for Sector Erase. Addresses = 555H for Chip Erase.
  2. These waveforms are for the x16 mode. The addresses differ from x8 mode.

• AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash)




• AC Waveforms for Taggle Bit during Embedded Algorithm Operations (Flash)




# MB84VA2006-10/MB84VA2007-10


## • RY/BY Timing Diagram during Write/Erase Operations (Flash)



## • RESET, RY/BY Timing Diagram (Flash)




## • Timing Diagram for Word Mode Configuration (Flash)




# MB84VA2006-10/MB84VA2007-10


## • Timing Diagram for Byte Mode Configuration (Flash)




## • BYTE Timing Diagram for Write Operations (Flash)



## • Temporary Sector Unprotection (Flash)



• Extended Sector Protection (Flash)




SPAX : Sector Address to be protected  
 SPAY : Next Sector Address to be protected  
 TIME-OUT : Time-Out window = 150 μs (min)

# MB84VA2006-10/MB84VA2007-10

## • Read Cycle (SRAM)

Parameter Symbol	Parameter Description	Min.	Max.	Unit
$t_{RC}$	Read Cycle Time	100	—	ns
$t_{AA}$	Address Access Time	—	100	ns
$t_{CO1}$	Chip Enable ( $\overline{CE1s}$ ) Access Time	—	100	ns
$t_{CO2}$	Chip Enable ( $CE2s$ ) Access Time	—	100	ns
$t_{OE}$	Output Enable Access Time	—	50	ns
$t_{COE}$	Chip Enable ( $\overline{CE1s}$ Low and $CE2s$ High) to Output Active	5	—	ns
$t_{OEE}$	Output Enable Low to Output Active	0	—	ns
$t_{OD}$	Chip Enable ( $\overline{CE1s}$ High or $CE2s$ Low) to Output High-Z	—	40	ns
$t_{ODO}$	Output Enable High to Output High-Z	—	40	ns
$t_{OH}$	Output Data Hold Time	10	—	ns

## • Read Cycle (Note 1) (SRAM)




**Note:** 1.  $\overline{WE}$  remains HIGH for the read cycle.


• Write Cycle (SRAM)

Parameter Symbol	Parameter Description	Min.	Max.	Unit
$t_{WC}$	Write Cycle Time	100	—	ns
$t_{WP}$	Write Pulse Width	60	—	ns
$t_{CW}$	Chip Enable to End of Write	80	—	ns
$t_{AS}$	Address Setup Time	0	—	ns
$t_{WR}$	Write Recovery Time	0	—	ns
$t_{ODW}$	$\overline{WE}$ Low to Output High-Z	—	40	ns
$t_{OEW}$	$\overline{WE}$ High to Output Active	0	—	ns
$t_{DS}$	Data Setup Time	60	—	ns
$t_{DH}$	Data Hold Time	0	—	ns

• Write Cycle (Note 4) ( $\overline{WE}$  control) (SRAM)




• Write Cycle (Note 4) ( $\overline{CE1s}$  control) (SRAM)



- Notes:**
2. If  $\overline{CE1s}$  goes LOW (or  $CE2s$  goes HIGH) coincident with or after  $\overline{WE}$  goes LOW, the output will remain at high impedance.
  3. If  $\overline{CE1s}$  goes HIGH (or  $CE2s$  goes LOW) coincident with or before  $\overline{WE}$  goes HIGH, the output will remain at high impedance.
  4. If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
  5. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.



• Write Cycle (Note 4) (CE2s Control) (SRAM)



- Notes:**
2. If  $\overline{CE1s}$  goes LOW (or CE2s goes HIGH) coincident with or after  $\overline{WE}$  goes LOW, the output will remain at high impedance.
  3. If  $\overline{CE1s}$  goes HIGH (or CE2s goes LOW) coincident with or before  $\overline{WE}$  goes HIGH, the output will remain at high impedance.
  4. If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
  5. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

# MB84VA2006-10/MB84VA2007-10

## ■ ERASE AND PROGRAMMING PERFORMANCE (Flash)


Parameter	Limits			Unit	Comment
	Min.	Typ.	Max.		
Sector Erase Time	—	1	15	sec	Excludes programming time prior to erasure
Byte Programming Time	—	8	3,600	μs	Excludes system-level overhead
Chip Programming Time	—	12	50	sec	Excludes system-level overhead
Erase/Program Cycle	100,000	—	—	cycles	

## ■ DATA RETENTION CHARACTERISTICS (SRAM)


Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Unit
$V_{DH}$	Data Retention Supply Voltage	2.0	—	3.6	V
$I_{DDs2}$	Standby Current	$V_{DH} = 3.0\text{ V}$	—	30*	μA
		$V_{DH} = 3.6\text{ V}$	—	40	μA
$t_{CDR}$	Chip Deselect to Data Retention Mode Time	0	—	—	ns
$t_R$	Recovery Time	5	—	—	ms

\* : 5 μA (Max.) at  $T_A = -20^\circ\text{C}$  to  $+40^\circ\text{C}$

### • $\overline{\text{CE}}\text{T}s$ Controlled Data Retention Mode (Note 1)



• **CE2s Controlled Data Retention Mode (Note 3)**



- Notes:**
1. In  $\overline{CE1}$ s controlled data retention mode, input level of CE2s should be fixed Vccs to Vccs-0.2V or Vss to 0.2V during data retention mode. Other input and input/output pins can be used between -0.3V to Vccs+0.3V.
  2. When  $\overline{CE1}$ s is operating at the VIH min. level (2.2 V), the standby current is given by ISB1s during the transition of Vccs from 3.6 to 2.2 V.
  3. In CE2s controlled data retention mode, input and input/output pins can be used between between -0.3V to Vccs+0.3V.

■ **PIN CAPACITANCE**

Parameter Symbol	Parameter Description	Test Setup	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	T.B.D	T.B.D	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	T.B.D	T.B.D	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	T.B.D	T.B.D	pF

**Note:** Test conditions T<sub>A</sub> = 25°C, f = 1.0 MHz

■ **HANDLING OF PACKAGE**


Please handle this package carefully since the sides of packages are right angle.

■ **CAUTION**


- 1.)The high voltage (VID) can not apply to address pins and control pins except  $\overline{RESET}$ . Therefore, it can not use autoselect and sector protect function by applying the high voltage (VID) to specific pins.
- 2.)For the sector protection, since the high voltage (VID) can be applied to the  $\overline{RESET}$ , it can be protected the sector using "Extended sector protect" command.

# MB84VA2006-10/MB84VA2007-10

## ■ PACKAGE



## ■ PACKAGE DIMENSIONS



## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-8588, Japan  
Tel: (044) 754-3763  
Fax: (044) 754-3329

<http://www.fujitsu.co.jp/>

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, USA  
Tel: (408) 922-9000  
Fax: (408) 922-9179

Customer Response Center  
*Mon. - Fri.: 7 am - 5 pm (PST)*  
Tel: (800) 866-8608  
Fax: (408) 922-9179

<http://www.fujitsumicro.com/>

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
D-63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

<http://www.fujitsu-edc.com/>

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281-0770  
Fax: (65) 281-0220

<http://www.fmap.com.sg/>

F9805

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.