




Qualification Package

# MH1RT Sea of Gates

Radiation Tolerant 0.35  $\mu\text{m}$  CMOS



MH1RT Sea of Gates  
0.35  $\mu\text{m}$  CMOS for Space Environment  
QualPack



## 1. Table of Contents

|       |   |    |
|-------|---|----|
| 1.    | <i>Table of Contents</i> .....              | 2  |
| 2.    | <i>General Information</i> .....            | 3  |
| 3.    | <i>Technology Information</i> .....         | 4  |
| 3.1   | <b>Wafer Process Technology</b> .....       | 4  |
| 3.2   | <b>Product Design</b> .....                 | 5  |
| 3.3   | <b>Cross Section</b> .....                  | 6  |
| 4.    | <i>Qualification</i> .....                  | 7  |
| 4.1   | <b>Qualification methodology</b> .....      | 7  |
| 4.2   | <b>Qualification test methods</b> .....     | 8  |
| 4.3   | <b>Wafer Process Qualification</b> .....    | 9  |
| 4.3.1 | Wafer Level Reliability .....               | 9  |
| 4.3.2 | Hot carrier qualification .....             | 9  |
| 4.3.3 | Electromigration.....                       | 10 |
| 4.3.4 | Product Reliability Results.....            | 12 |
| 4.4   | <b>Product Qualification</b> .....          | 13 |
| 4.4.1 | Device reliability .....                    | 13 |
| 4.4.2 | Packaging Reliability .....                 | 14 |
| 4.5   | <b>Qualification status:</b> .....          | 14 |
| 4.6   | <b>Irradiation</b> .....                    | 15 |
| 4.6.1 | Conditions and Chronology .....             | 15 |
| 4.6.2 | Results .....                               | 16 |
| 4.6.3 | Irradiation summary .....                   | 16 |
| 4.6.4 | Irradiation test records.....               | 17 |
| 5.    | <i>Environmental Information</i> .....      | 20 |
| 6.    | <i>Other Data</i> .....                     | 21 |
| 6.1   | <b>ISO9001 and QS900 Certificates</b> ..... | 21 |
| 6.2   | <b>Data Book Reference</b> .....            | 22 |



## 2. General Information

Product Name: MH1RT  
Function: ASIC Sea of Gates  
1.6 million gates, 596 pins  
200 KRAD Total Dose capability

Wafer Process: CMOS 0.35µm Rad Tolerant, 4 metal levels

Available Package Types: PQFP, PowerQuad, L/TQFP, PLCC, PBGA, Super PBGA  
CPGA, CQFP, MQFPF, CLGA

Other Forms: Die, Wafer

Locations:

|                     |   |
|---------------------|---|
| Process Development | Atmel Rousset, France<br>Atmel Nantes, France |
| Product Development | Atmel Nantes, France                          |
| Wafer Plant         | Atmel Rousset, France                         |
| QC Responsibility   | Atmel Nantes, France                          |
| Probe Test          | Atmel Nantes, France                          |
| Assembly            | Atmel Grenoble, France (except plastic)       |
| Final Test          | Atmel Nantes, France                          |
| Lot Release         | Atmel Nantes, France                          |
| Shipment Control    | Atmel Nantes, France                          |
| Quality Assurance   | Atmel Nantes, France                          |
| Reliability Testing | Atmel Nantes, France                          |
| Failure Analysis    | Atmel Nantes, France                          |

Quality Management  
Atmel Nantes, France

Signed: Pascal LECUYER



### 3. Technology Information

#### 3.1 Wafer Process Technology

|   |  |
|---|--|
| Process Type (Name):                    | CMOS 0.35 $\mu$ m Rad Tolerant                   |
| Base Material:                          | Silicon Epi Substrate                            |
| Wafer Thickness (without back grinding) | 725 $\mu$ m                                      |
| Wafer Diameter                          | 200mm  |
| Number Of Masks                         | 15   |
| Gate Oxide<br>Material                  | Silicon Dioxide                                  |
| Thickness                               | 70A (optical for 3.3V)                           |
| Polysilicon<br>Number of Layers         | 1  |
| Thickness                               | 3200A  |
| Metal<br>Number of Layers               | up to 4  |
| Material:                               | Ti TiN AlCu                                      |
| Layer 1/3 Thickness                     | 400A + 800A + 5000A + 100A Ti + 1000A TiN        |
| Upper layer Thickness                   | 400A + 800A + 8000A + 250A TiN                   |
| Passivation<br>Material                 | SiO <sub>2</sub> /Si <sub>3</sub> N <sub>4</sub> |
| Thickness                               | 11000A / 10000A                                  |



### 3.2 Product Design

|                                |                          |
|--------------------------------|--------------------------|
| Pad size opening               | 80 $\mu$ m * 100 $\mu$ m |
| Logic Effective Channel Length | 0.35 $\mu$ m             |
| Gate Poly Width                | 0.35 $\mu$ m             |
| Gate Poly Spacing              | 0.49 $\mu$ m             |
| Metal 1 Width                  | 0.42 $\mu$ m             |
| Metal 1 Spacing                | 0.49 $\mu$ m             |
| Metal 2 Width                  | 0.56 $\mu$ m             |
| Metal 2 Spacing                | 0.49 $\mu$ m             |
| Metal 3 Width                  | 0.56 $\mu$ m             |
| Metal 3 Spacing                | 0.49 $\mu$ m             |
| Metal 4 Width                  | 0.56 $\mu$ m             |
| Metal 4 Spacing                | 0.49 $\mu$ m             |
| Contact Size                   | 0.35 $\mu$ m             |
| Contact Spacing                | 0.49 $\mu$ m             |
| Via 1 Size                     | 0.42 $\mu$ m             |
| Via 2 Size                     | 0.42 $\mu$ m             |


#### Test Vehicles:

|                         |                                  |
|-------------------------|----------------------------------|
| Die Size:               | 5280*8130 (42.9mm <sup>2</sup> ) |
| Pad Size                | 80 $\mu$ m * 100 $\mu$ m         |
| Code:                   | EV29                             |
| Mask:                   | A5500                            |
| Number of metal levels: | 3                                |

|                         |                                      |
|-------------------------|--------------------------------------|
| Die Size:               | 13097*13097 (169.78mm <sup>2</sup> ) |
| Pad Size                | 80 $\mu$ m * 100 $\mu$ m             |
| Code:                   | DRAF (MH242S)                        |
| Mask:                   | A5544                                |
| Number of metal levels: | 4                                    |

|                         |                                  |
|-------------------------|----------------------------------|
| Die Size:               | 6601*6601 (30.9mm <sup>2</sup> ) |
| Pad Size                | 90 $\mu$ m * 90 $\mu$ m          |
| Code:                   | 65809E                           |
| Mask:                   | A5552                            |
| Number of metal levels: | 3                                |

3.3 Cross Section





## 4. Qualification


### 4.1 Qualification methodology

All product qualifications are split into three distinct steps as shown below. Before a product is released for use, successful qualification testing are required at wafer, device and package level.

Wafer Level Reliability consists in testing individually basic process modules regarding their well known potential limitations (Electromigration, Hot Carriers Injection, Oxide Breakdown, NVM Data Retention). Each test is performed using wafer process specific structures.

Device reliability is covering either dice design and processing aspects. The tests are performed on device under qualification, but generic data may also be considered for reliability calculation.

For each package type proposed in the Datasheet, it is verified that qualification data are available. If not qualification tests are carried out for the new package types. In addition, one package type is selected to verify packaging reliability of the device under qualification.





4.2 Qualification test methods

General Requirements for Hermetic CMOS ICs

| Standard  | Test Description  | Acceptance                             |
|---|---|--|
| MIL-STD 883   | <b>QCI Group C</b><br><b>Electrical Life Test (Early Failure Rate)</b><br>2000 hours 140°C  | 0/45 352h class B<br>0/45 700h class S |
| MIL-STD 883<br>Method 2016  | <b>QCI Group D1</b><br><b>Physical Dimensions</b>   | 0/15                                   |
| MIL-STD 883<br>Method 2004<br>condition B2                          | <b>QCI Group D2</b><br><b>Lead Integrity</b>  | 0/3                                    |
| MIL-STD 883<br>Method 1011<br>Method 1010<br>cond. C<br>Method 1004 | <b>QCI Group D3</b><br><b>Thermal shocks - 15 cycles</b><br><b>Temperature cycling - 100 cycles</b><br><b>Moisture Resistance - 240 hours</b> | 0/15                                   |
| MIL-STD 883<br>Method 2002<br>Method 2007<br>Method 2001            | <b>QCI Group D4</b><br><b>Mechanical shocks</b><br><b>Vibration at variable frequency</b><br><b>Constant acceleration</b>                     | 0/15                                   |
| MIL-STD 883<br>Method 1009  | <b>QCI Group D5</b><br><b>Salt atmosphere</b>   | 0/15                                   |
| MIL-STD 883<br>Method 1018  | <b>QCI Group D6</b><br><b>Internal vapor content</b>  | 0/3                                    |
| MIL-STD 883<br>Method 2025  | <b>QCI Group D7</b><br><b>Lead finish adhesion</b>  | 0/15                                   |
| MIL-STD 883<br>Method 2024  | <b>QCI Group D8</b><br><b>Lid torque</b>  | 0/5                                    |





### 4.3 Wafer Process Qualification

#### 4.3.1 Wafer Level Reliability

This chapter contains all the information relative to the reliability of the 0.35um AT56K technology, from which the MH1RT library has been derived. Results presented in the following sections concern the reliability of the basic process steps which build up the technology.

#### 4.3.2 Hot carrier qualification

Gate Oxides of 70 ang and 110 ang were subjected to stress to determine lifetimes due to Hot Carrier Injection.

The 70 ang oxide was subjected to a  $V_d = 3.6v$  for 10%  $I_{DSAT}$  shift for a 10/.35um NMOS transistor. The DC results were .27 years which is equivalent to > 10 years for AC. (Source COS).

The 110 ang oxide was subjected to  $V_{gs}=3v$  and  $V_{ds}=6v$  with a 0.6um gate length. Again the failure criterion was 10%  $I_{DSAT}$  shift. The DC results were 1.1 years, which is equivalent to much greater than 10 years for AC (Source ES2).

Note: Spec = 0.2 years DC.



4.3.3 Electromigration

Electromigration testing was performed on six structures, which included Contact, Metal 1, Via 1, Metal 2, Via 2, and Metal 3. The conditions of the tests were 2E06 current density at an ambient temperature of 200C. The testing was terminated at 1017 hours. With the exception of Metal 2, there were no failures. In order to estimate a minimum life expectancy for the zero failure tests, time to first failure is calculated as if occurring at 1017 hours of stress time. The following table summarizes the results of this testing:

|                | Considered TF        | Stress Temperature | Current Density J | Ea / n   | Tf 0.1% (hrs) | Normalized Use Tf 0.1% |
|----------------|----------------------|--------------------|-------------------|----------|---------------|------------------------|
| <b>Contact</b> | Tf 3.804% = 1017 hrs | 195.49             | 2E06              | 0.66 / 2 | 272.7<br>2    | 654 Years              |
| <b>Metal 1</b> | Tf 3.608% = 1017 hrs | 203.68             | 2E06              | 0.66 / 2 | 279.3<br>6    | 670 Years              |
| <b>Via 1</b>   | Tf 3.608% = 1017 hrs | 200.11             | 2E06              | 0.66 / 2 | 279.3<br>6    | 670 Years              |
| <b>Metal 2</b> | MTF = 513.734 hrs    | 209.67             | 2E06              | 0.66 / 2 | 32.20         | 77 Years               |
| <b>Via 2</b>   | Tf 3.431% = 1017 hrs | 200.97             | 2E06              | 0.66 / 2 | 285.8<br>5    | 685 Years              |
| <b>Metal 3</b> | Tf 3.804% = 1017 hrs | 212.77             | 2E06              | 0.66 / 2 | 272.7<br>2    | 654 Years              |

Source: ES2 - Serma Tech Report (2/19/99)

Note: Sample size for each structure = 20.

Additional Electromigration testing is ongoing. A sample of 15 devices with a straight line Metal 1 structure has been stressed for 300+ days at 200C and 3E06 Amps/cm<sup>2</sup>. To date 8 devices have failed. The estimated normalized Tf, 0.1% failure point is 2000 years. In addition Metal 3 testing is ongoing. There has been only 2 failures out of 15 devices after 60+ days of testing. The testing is being performed at 3.5E06 Amps/cm<sup>2</sup> at 250C.

|                | Stress Temperature | Ea / n  | Current Density J | Tf 0.1% (hrs) | Normalized Use Tf 0.1% |
|----------------|--------------------|---------|-------------------|---------------|------------------------|
| <b>Metal 1</b> | 200                | 0.6 / 2 | 3E06              | 102           | 2000 Years             |
| <b>Metal 3</b> | 250                | 0.6 / 2 | 3.5E06            | ongoing       | ongoing                |

Source: COS

Note: Sample size for each structure = 15.

Note: The above Normalized Use conditions are based on specified Operating Temperatures of 110C and Operating Current Densities of 2E05.



Time Dependent Dielectric Breakdown

Gate oxide testing was performed on both 70 and 110 ang. A total of 750 samples were tested using the 70 ang oxide and a total of 500 samples were tested using the 110 ang oxide.

Two tests were performed – the exponential current ramping test and the voltage ramping method. The following are the results of this testing:

QBd Results (0.1 A/Cm<sup>2</sup>):

|                                | Sample Size<br>70 ang | Sample Size<br>110 ang | % Defects below<br>1000 C/m2 70 ang | % Defects below<br>1000 C/m2 110 ang |
|--------------------------------|-----------------------|------------------------|-------------------------------------|--------------------------------------|
| <b>Substrate<br/>Structure</b> | 750                   | 500                    | 0.4%                                | 0%                                   |
| <b>Nwell<br/>Structure</b>     | 750                   | 500                    | 0.4%                                | 0%                                   |

Source: ES2

Note: Spec = 1.5%.

Ramping Voltage Results (2 V/s):

|                                     | Sample Size<br>70 ang | Sample Size<br>110 ang | Dola/Dolp 70 ang | Dola/Dolp 110 ang |
|-------------------------------------|-----------------------|------------------------|------------------|-------------------|
| <b>Area Substrate<br/>Structure</b> | 750                   | 500                    | 0.09             | 0.43              |
| <b>Area Well<br/>Structure</b>      | 750                   | 500                    | 0.13             | 0.43              |
| <b>Edge Substrate<br/>Structure</b> | 750                   | 500                    | 0.01             | 0.01              |
| <b>Edge Well<br/>Structure</b>      | 750                   | 500                    | 0.01             | 0.01              |

Source: ES2

Note: Spec < 1.



#### 4.3.4 Product Reliability Results

This section summarizes the cumulated AT56KRT technology reliability data.

##### Dynamic Operating Life Test

A total of 100 samples were life tested at 140°C . To date there have been no failures from this testing. See results below:

| PART NUMBER | LOT NUMBER | SAMPLE SIZE | TOTAL CKT HRS (K) | AMBIENT TEMP (°C) | Vcc (V) | FAILURES |
|-------------|------------|-------------|-------------------|-------------------|---------|----------|
| EV29 MH1RT  | E03624A    | 45          | 2000              | 140               | 3.7     | 0        |
| 65609E      | A00422B    | 45          | 2000              | 140               | 3.7     | 0        |
| DRAF MH1242 | A00650B    | 10          | 2000              | 140               | 3.7     | 0        |

60% Confidence Estimate @ 50C & 0.6eV = 2.8 FITs

95% Confidence Estimate @ 50C & 0.6eV = 9.1 FITs

Early Failure Rate 48 hours @ 140°C, 100 devices from 3 lots / 0 Failure



4.4 Product Qualification

4.4.1 Device reliability

This section summarizes the cumulated qualification data of the MH1RT products.

| Lots    | Device Type/<br>Technology                                 | Test Description                | Step    | Result | Comment |
|---------|--|---------------------------------|---------|--------|---------|
| E03624A | EV29<br>MH1RT test<br>vehicle                              | ESD                             | 1000V   | 0/3    |         |
|         |  |                                 | 2000V   | 0/3    |         |
|         |  |                                 | 3000V   | 0/3    |         |
|         |  |                                 | 4000V   | 0/3    |         |
| E03624A | EV29<br>MH1RT test<br>vehicle                              | Latch-up:<br>Supply overvoltage | 1.5*Vcc | 0/5    |         |
|         |  | Power injection                 | 50mW    | 0/5    |         |
| E03624A | EV29<br>MH1RT test<br>vehicle<br>Package:<br>Side Braze 28 | Operating Life Test             | 12h     | 0/45   |         |
|         |  |                                 | 500h    | 0/45   |         |
|         |  |                                 | 1000h   | 0/45   |         |
|         |  |                                 | 2000h   | 0/45   |         |
| A00422B | 65609E<br>1MBIT SRAM<br>SB32                               | Operating Life Test             | 0105h   | 0/45   |         |
|         |  |                                 | 0500h   | 0/45   |         |
|         |  |                                 | 1000h   | 0/45   |         |
|         |  |                                 | 2000h   | 0/45   |         |
| A00650B | DRAF<br>MH1242<br>MQFPF 256                                | Operating Life Test             | 12h     | 0/10   |         |
|         |  |                                 | 80h     | 0/10   |         |
|         |  |                                 | 500h    | 0/10   |         |
|         |  |                                 | 1000h   | 0/10   |         |
|         |  |                                 | 2000h   | 0/10   |         |



#### 4.4.2 Packaging Reliability

This section summarizes the packaging reliability data of the MH1RT products.

| Lots    | Device Type/<br>Technology                                 | Test Description     | Step                      | Result               | Comment |
|---------|--|----------------------|---------------------------|----------------------|---------|
| E03624A | EV29<br>MH1RT test<br>vehicle<br>Package:<br>Side Braze 28 | D3 Thermal Shocks    | Elect.<br>Visual<br>Herm. | 0/15<br>0/15<br>0/15 |         |
|         |  | D4 Mechanical Shocks | Elect.<br>Visual<br>Herm. | 0/15<br>0/15<br>0/15 |         |
| A00422F | 65609E<br>1 MBIT SRAM<br>MQFPF 32                          | D3 Thermal Shocks    | Elect.<br>Visual<br>Herm. | 0/15<br>0/15<br>0/15 |         |
|         |  | D4 Mechanical Shocks | Elect.<br>Visual<br>Herm. | 0/15<br>0/15<br>0/15 |         |

#### 4.5 Qualification status:

No failure noticed during MH1RT product qualification tests.

MH1RT ASIC Sea of Gates library has been qualified on March 2000.

MH1242 matrix tests allowed to extent the qualification domain up to the largest Sea of Gates size circuits.



#### 4.6 Irradiation

##### 4.6.1 Conditions and Chronology

The irradiation, according to the requirements of the MIL STD 883<sup>E</sup> method 1019.5, and the Radiation Test Plan RTP085 is done using gamma rays from Cobalt 60 source using the EV29 test vehicle. The bias schematic is as defined in the radiation test plan. The temperature inside the irradiator chamber is 25°C.

In order to evaluate the influence of the internal bias of the device we decided to test 2 configurations. Half of the parts was initialized by loading the registers with 0 , the other half was initialized by loading the registers with 1.

The irradiation sequence was fully static following the bias conditions defined in the RTP85.

We affected the 18 parts following 5 distances in order to get 5 total dose set , which correspond to 5 dose rates during 20hours.

| Total dose | Init at 0 | Init at 0 | Init at 0 | Init at 1 | Init at 1 | Comment |
|------------|-----------|-----------|-----------|-----------|-----------|---------|
| 100Krads   | Sn1       | Sn2       |           | Sn3       | Sn4       |         |
| 200Krads   | Sn5       | Sn6       |           | Sn7       |           |         |
| 300Krads   | Sn8       | Sn9       |           | Sn10      | Sn11      |         |
| 400Krads   | Sn12      | Sn13      |           | Sn14      |           |         |
| 500Krads   | Sn15      | Sn16      | Sn17      | Sn18      |           |         |

The dosimetry has been controlled with a PTW probe referenced by the Laboratoire National Henri Becquerel with a 10% accuracy.

The chronology of events is listed in table 1. The parts (all leads in short circuit) are transferred to the test area after the end of the irradiation without bias.

The annealing sequence has been conducted as follows :

- Storage at ambient temperature under bias.
- Electrical measurements at ambient temperature until recovery of electrical parameters.  
Overtest (half total dose additional irradiation):

| Total dose | Init at 0 | Init at 0 | Init at 0 | Init at 1 | Init at 1 | Comment |
|------------|-----------|-----------|-----------|-----------|-----------|---------|
| 50Krads    | Sn1       | Sn2       |           | Sn3       | Sn4       |         |
| 100Krads   | Sn5       | Sn6       |           | Sn7       |           |         |
| 150Krads   | Sn8       | Sn9       |           | Sn10      | Sn11      |         |
| 200Krads   | Sn12      | Sn13      |           | Sn14      |           |         |
| 250Krads   | Sn15      | Sn16      | Sn17      | Sn18      |           |         |

- Storage at 100°C under bias during 168 hours.
- Electrical measurements at ambient temperature.



#### 4.6.2 Results

**All the parts passed the functional test even after 500krads irradiation provided the power supply can deliver the requested current (range 2A)**

A . **ICCSB** (in mA on the graphs) : It is the most sensitive parameter . The measurement is done following three conditions:

ICCSB00 the registers are loaded with 0

ICCSB10 the registers are loaded with a queue 01010...

ICCSB11 the registers are loaded with 1.

It has to be noticed that where the parts were irradiated with registers to 0 ICCSB00 is 0

All the other configuration exhibit a large increase of ICCSB higher than 1amp (The 3 first measurements were clamped to 250mA);

The 3 weeks ambient annealing shows a slow but significant recovery of the parameter .

The 2 last additional weeks of annealing was in dynamic mode (clk active in low frequency) and thus the recovery is fully achieved.

The additional half dose irradiation test confirms the previous behavior and the high temperature annealing leads to an almost full recovery of the parameter.

B. **Input leakages** (in uA on the graphs),

Only IIL is affected on the parts at 400krads and 500krads . This is recovered after annealing.

C. **Tpd** (TP8 given as an example in ns), **Input clamp voltages**

No significant change can be observed even after 500krads irradiation.

D. **Output voltages**

These parameters drift slightly due to irradiation but remains inside the specifications limits.

The recovery is achieved after ambient bias annealing .

#### 4.6.3 Irradiation summary







This test plan shows the high tolerance of the V29, MH1RT Test Vehicle to a total ionizing dose irradiation with Cobalt 60 gamma ray up to 500krads following the MIL STD 883 method 1019.5.







The behavior noticed on the test vehicle during the qualification experiments can reasonably be predicted on the whole MH1RT product family.











4.6.4 Irradiation test records









## 5. Environmental Information

Atmel Environmental Policy:

Atmel is committed to providing a safe and healthy workplace and complying with all environmental regulations.

Essential Elements

Our environmental, health and safety goals are to prevent incidents that:

- Cause injury to our employees and visitors
- Harm the environment
- Cause property loss, and/or
- Result in business interruption

Our goals also include a commitment to comply with environmental, health, and safety regulations, as well as a commitment to protect our human and natural resources.

We believe that all accidents and undesirable environmental incidents are preventable. Furthermore, there is no job which should become so routine, or so urgent that it cannot be done safely and/or in an environmentally sound manner.

Realization of these goals and objectives demand the support of every employee, at every level of the organization. Atmel employees must embrace this policy with the same spirit, commitment of resources, and intelligence, as we embrace customer satisfaction, product quality, and continuous improvement.

As part of this corporate policy, Ozone Depleting Chemicals are being replaced either by Atmel Nantes or its sub-contractors. In addition the factory is committed in:

- Reducing the use of harmful chemicals in its processes
- Reducing the content of harmful materials in its products
- Using recyclable materials wherever possible
- Reducing the energy content of its products

**Atmel Nantes is ISO14001 certified since May 2000.**

6. Other Data

6.1 ISO9001 and QS900 Certificates



**CERTIFICAT** **CERTIFICATE**

**N° QS/1999/12758a**

AFAQ certifie que le système qualité adopté par,  
*AFAQ certifies that the quality system developed by :*

**ATMEL NANTES SA**

pour les activités suivantes,  
*for the following activities :*

**CONCEPTION ET PRODUCTION DE CIRCUITS INTEGRES ET ASICS.**  
*DESIGN AND PRODUCTION OF INTEGRATED CIRCUITS AND ASICS.*

exercées sur le(s) site(s) suivant(s),  
*carried out in the following location(s) :*

**La Chantrerie BP 70602 F-44306 NANTES CEDEX 3**

a été évalué conformément au code de déontologie de l'annexe B du QS-9000  
*et jugé conforme aux exigences des référentiels,*  
*has been assessed in accordance with QS-9000 appendix B code of practice*  
*and found to conform to the requirements of the standards :*

**ISO 9001 (1994)                      QS-9000 (03/98)**

Le présent certificat, délivré dans les conditions fixées par AFAQ, est valable à dater du,  
*This certificate, delivered under AFAQ rules, is valid as from :*

**2001-01-30**

(année-mois-jour)                      *jusqu'au / until\**                      **2003-07-17**                      (year-month-day)

**LE PRÉSIDENT DU COMITÉ DE CERTIFICATION**  
THE PRESIDENT OF THE CERTIFICATION COMMITTEE




**A. PIGEONNIER**

**LE DIRECTEUR GÉNÉRAL D'AFAQ**  
THE MANAGING DIRECTOR OF AFAQ



**O. PEYRAT**

**LE REPRÉSENTANT DE L'ENTREPRISE**  
ON BEHALF OF THE FIRM



**F. FAES**

\*Sauf suspension notifiée entre temps par AFAQ à l'entreprise désignée ci-dessus, qui est engagée à observer les règles définies par AFAQ. Le présent document ne peut se substituer en aucune manière au contrat signé entre l'entreprise et AFAQ, qui seul fait foi.  
 \*Excepting notification by AFAQ of suspension of the above-mentioned company, which has agreed to respect the relevant AFAQ rules. The present document shall not replace, in any event the contract signed by the firm and AFAQ which remains the subsisting document.

**AFAQ - 116 AVENUE ARISTIDE BRIAND - BP 40 / F-92224 BAGNEUX CEDEX FRANCE**

03/98/0201 - 1997/0



## 6.2 Data Book Reference

The data sheet is available upon request to sales representative or in Atmel site:

<http://www.atmel.com/>

Data sheet:

MH1RT 1.6M used gate Sea of Gates Rad Tolerant

### Address References

All inquiries relating to this document should be addressed to the following:

Atmel Nantes  
BP70602  
44306 Nantes Cedex 3  
France  
Telephone (33) 2 40 18 18 18  
Telefax (33) 2 40 18 19 00

Or Direct contact  
Pascal LECUYER  
Product Assurance Manager  
Telephone (33) 2 40 18 17 73  
Telefax (33) 2 40 18 19 00

### Remarks:

The information given in this document is believed to be accurate and reliable. However, no responsibility is assumed by Atmel Nantes S.A. for its use. No specific guarantee or warranty is implied or given by this data unless agreed in writing elsewhere.

Atmel Nantes S.A. reserves the right to update or modify this information without notification, at any time, in the interest of providing the latest information.

Parts of this publication may be reproduced without special permission on the condition that our author and source are quoted and that two copies of such extracts are placed at our disposal after publication. Before use of such reproduced material the user should check that the information is current.

Written permission must be obtained from the publisher for complete reprints or translations.