6367254 MOTOROLA SC (XSTRS/R F)

96D 81088

7-33-15

MOTOROLA ■ SEMICONDUCTOR **TECHNICAL DATA**

MJ13101

Designer's Data Sheet

SWITCHMODE II SERIES NPN SILICON POWER TRANSISTOR

The MJ13101 transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. It is particularly suited for line-operated switchmode applications such

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

30 ns Inductive Fall Time @ 25°C (Typ) 50 ns Inductive Crossover Time @ 25°C (Typ) 900 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents



MAXIMUM RATINGS

| Rating | Symbol | MJ13101 | Unit Vdc | |
|--|----------------------|-------------------|---------------|--|
| Collector-Emitter Voltage | VCEO | 450 | | |
| Collector-Emitter Voltage | VCEV | 750 | Vdc | |
| Emitter Base Voltage | VEB | 6.0 | Vdc | |
| Collector Current — Continuous — Peak (1) | I _C M | 20 30 | Adc | |
| Base Current — Continuous — Peak (1) | IB IBM | 10 15 | Adc | |
| Total Power Dissipation @ T _C = 25°C @ T _C = 100°C Derate above 25°C | PD | 175 100 1.0 | Watts W/°C | |
| Operating and Storage Junction Temperature Range | Tj, T _{stg} | -65 to +200 | °C | |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
|--|-------------------|-----|------|
| Thermal Resistance, Junction to Case | R _Ø JC | 1.0 | °C/W |
| Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds | TL | 275 | °C |

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%

20 AMPERE


NPN SILICON POWER TRANSISTOR

450 VOLTS 175 WATTS

Designer's Date for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data representing device characteristics boundaries — are given to facilitate "worst case" design.








E I

6367254 MOTOROLA SC (XSTRS/R F) MJ13101

96D 81089 D T-33-/5

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| Characteristic | | Symbol | Min | Тур | Max | Unit | |
|--|--|----------------------|---------------|---------------|------|------|--|
| OFF CHARACTERISTICS (1) | | | | | | | |
| Collector-Emitter Sustaining Voltage (Table 1) (IC = 100 mA, IB = 0) MJ13101 | | VCEO(sus) | | | | Vdc | |
| | | _ | 450 | | | 1 | |
| Collector Cutoff Current | | CEV | | | 1 | mAdc | |
| (VCEV = Rated Value, VBE(off) = 1.5 Vdc) | - - | _ | - | 0.5 | | | |
| (VCEV = Rated Value, VBE(off) = 1.5 Vdc, | T _C = 100°C) | | | | 2.5 | | |
| Collector Cutoff Current (VCE = Rated VCEV, RBE = 50 Ω , TC = 100 | ICER | - | _ | 3.0 | mAdc | | |
| Emitter Cutoff Current | | IEBO | | | 1.0 | mAdc | |
| (V _{EB} = 6.0 Vdc, I _C = 0) | 250 | | | | 1 | | |
| SECOND BREAKDOWN | | <u> </u> | | | | | |
| Second Breakdown Collector Current with Base Forward Biased | | ls/b | See Figure 12 | | | | |
| Clamped Inductive SOA with Base Reverse Biased | | RBSOA | | See Figure 13 | | | |
| ON CHARACTERISTICS (1) | | | | | | | |
| DC Current Gain | | hFE | 8.0 | _ | 40 | | |
| (IC = 15 Adc, VCE = 3.0 Vdc | | | | | | ļ | |
| Collector-Emitter Saturation Voltage | | V _{CE(sat)} | | | | Vdc | |
| | (ic = 15 Adc, ig = 3.0 Adc) | | _ | _ | 1.0 | | |
| (I _C = 20 Adc, I _B = 4.0 Adc) | | | _ | _ | 3.0 | | |
| (I _C = 15 Adc, I _B = 3.0 Adc, T _C = 100°C) | · · · · · · · · · · · · · · · · · · · · | | | | 2.0 | | |
| Base-Emitter Saturation Voltage | | VBE(sat) | | | | Vdc | |
| (IC = 15 Adc, IB = 3.0 Adc) | | _ | - | 1.5 | | | |
| (I _C = 15 Adc, I _B = 3.0 Adc, T _C = 100°C) | | | | | 1.5 | | |
| DYNAMIC CHARACTERISTICS | | | | | | | |
| Output Capacitance | | | _ | - | 450 | pF | |
| (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz) | | <u> </u> | | | L | | |
| SWITCHING CHARACTERISTICS | | | | | | | |
| Resistive Load (Table 1) | | | | | | | |
| Delay Time V _{CC} = 250 Vdc, I _C = 1 | E A de | td | | 0.02 | 0.05 | μS | |
| Ins - 2 0 Ado + - 20 | | tr | | 0.13 | 0.50 | | |
| Citorage Time Duty Cyclo (20) Va- | ime Duty Cycle ≤2%, VBE(off) = 5.0 Vdc) | | | 0.90 | 3.5 | 1 | |
| | 0117 0.0 1.207 | tf | | 0.10 | 0.50 | | |
| Inductive Load, Clamped (Table 1) | | | | | | | |
| Storage Time | | tsv | _ | 1.25 | 4.0 | μs | |
| Crossover Time (I _{C(pk)} = 15 A, | (T _J = 100°C) | t _C | | 0.15 | 0.50 | | |
| Fall Time IB1 = 2.0 Adc, | L | tfi | | 0.13 | 0.40 | | |
| Storage Time VBE(off) = 5.0 Vdc, | | t _{sv} | | 0.90 | | | |
| Crossover Time V _{CE(pk)} = 250 V) | (T」≃ 25°C) | t _c | | 0.05 | _ | | |
| | | tfi | | 0.03 | | | |





6367254 MOTOROLA SC (XSTRS/R F)


96D 81090 D


T-33-15


DC CHARACTERISTICS














6367254 MOTOROLA SC (XSTRS/R F)

96D 81091 D

MJ13101

T-33-15

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE






FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 — PEAK REVERSE CURRENT



6367254 MOTOROLA SC (XSTRS/R F) MJ13101

96D 81092 D T-33-/5

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}

trv = Voltage Rise Time, 10-90% Vclamp

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms


is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

 $P_{SWT} = 1/2 \ V_{CC} I_{c}(t_{c}) \ f$ In general, $t_{rv} + t_{fi} \simeq t_{c}$. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (tc and tsv) which are guaranteed at 100°C .

INDUCTIVE SWITCHING










6367254 MOTOROLA SC (XSTRS/R F) MJ13101

96D 81093

T-33-15



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_{C} — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on T_C = 25°C; T_{J(pk)} is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when T_C ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14

T_{J(pk)} may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.



FIGURE 14 -- POWER DERATING SECOND BREAKDOWN THERMAL

Tc. CASE TEMPERATURE (°C)