



## NDH834P P-Channel Enhancement Mode Field Effect Transistor

### General Description

SuperSOT™-8 P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as battery powered circuits or portable electronics where fast switching, low in-line power loss, and resistance to transients are needed.

### Features

- -5.6 A, -20 V.  $R_{DS(ON)} = 0.035 \Omega$  @  $V_{GS} = -4.5 V$   
 $R_{DS(ON)} = 0.045 \Omega$  @  $V_{GS} = -2.7V$ .
- Proprietary SuperSOT™-8 package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- Exceptional on-resistance and maximum DC current capability.



### Absolute Maximum Ratings $T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	NDH834P	Units
$V_{DSS}$	Drain-Source Voltage	-20	V
$V_{GSS}$	Gate-Source Voltage	$\pm 8$	V
$I_D$	Drain Current - Continuous - Pulsed	-5.6	A
		-15	
$P_D$	Maximum Power Dissipation  (Note 1a)  (Note 1b)  (Note 1c)	1.8	W
		1	
		0.9	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C
<b>THERMAL CHARACTERISTICS</b>			
$R_{qJA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	70	°C/W
$R_{qJC}$	Thermal Resistance, Junction-to-Case (Note 1)	20	°C/W

**Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$			-1	$\mu\text{A}$
$I_{GSSF}$	Gate - Body Leakage, Forward	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
$I_{GSSR}$	Gate - Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 2)						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	-0.4	-0.62	-1	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -5.6 \text{ A}$ $T_J = 125^\circ\text{C}$		0.029	0.035	$\Omega$
		$V_{GS} = -2.7 \text{ V}, I_D = -5.2 \text{ A}$		0.039	0.063	
$I_{D(\text{on})}$	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-15			A
		$V_{GS} = -2.7 \text{ V}, V_{DS} = -5 \text{ V}$	-5			
$g_{FS}$	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -5.6 \text{ A}$		18		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$		1820		pF
$C_{oss}$	Output Capacitance			745		pF
$C_{rss}$	Reverse Transfer Capacitance			270		pF
<b>SWITCHING CHARACTERISTICS</b> (Note 2)						
$t_{D(on)}$	Turn - On Delay Time	$V_{DD} = -5 \text{ V}, I_D = -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		15	30	ns
$t_r$	Turn - On Rise Time			36	70	ns
$t_{D(off)}$	Turn - Off Delay Time			145	280	ns
$t_f$	Turn - Off Fall Time			85	160	ns
$Q_g$	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_D = -5.6 \text{ A}, V_{GS} = -4.5 \text{ V}$		9.3	13	nC
$Q_{gs}$	Gate-Source Charge			2.3		nC
$Q_{gd}$	Gate-Drain Charge			1.1		nC

## Electrical Characteristics ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				-1.5	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$ , $I_S = -1.5 \text{ A}$ (Note 2)		-0.7	-1.2	V




Notes:

1.  $R_{\text{JJA}}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\text{JJC}}$  is guaranteed by design while  $R_{\text{JCA}}$  is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{\text{JJA}}(t)} = \frac{T_J - T_A}{R_{\text{JJC}} + R_{\text{JCA}}(t)} = I_D^2(t) \times R_{DS(\text{ON})}(t)$$

Typical  $R_{\text{JJA}}$  using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:


- a. 70°C/W when mounted on a 1 in<sup>2</sup> pad of 2oz copper.
- b. 125°C/W when mounted on a 0.026 in<sup>2</sup> pad of 2oz copper.
- c. 135°C/W when mounted on a 0.005 in<sup>2</sup> pad of 2oz copper.




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


## Typical Electrical Characteristics




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Drain Current and Temperature.**




**Figure 5. Transfer Characteristics.**




**Figure 6. Gate Threshold Variation with Temperature.**


## Typical Electrical Characteristics




**Figure 7. Breakdown Voltage Variation with Temperature.**




**Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.**




**Figure 9. Capacitance Characteristics.**



**Figure 10. Gate Charge Characteristics.**




**Figure 11. Switching Test Circuit.**




**Figure 12. Switching Waveforms.**


### Typical Thermal Characteristics




**Figure 13. Transconductance Variation with Drain Current and Temperature.**




**Figure 14. SOT-8 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.**



**Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.**



**Figure 16. Maximum Safe Operating Area.**



**Figure 17. Transient Thermal Response Curve.**

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.

