PLL Clock Driver for 1.8V DDR2 Memory

Features

- PLL clock distribution optimized for DDR2 SDRAM applications.
- Distributes one differential clock input pair to ten differential clock output pairs.
- Differential Inputs (CLK, $\overline{CLK}$) and (FBIN, $\overline{FBIN}$)
- Input OE/OS: LVCMOS
- Differential Outputs (Y[0:9], $\overline{Y[0:9]}$ and (FBOUT, $\overline{FBOUT}$)
- External feedback pins (FBIN, $\overline{FBIN}$) are used to synchronize the outputs to the clock input.
- Operates at AV_{DD} = 1.8V for core circuit and internal PLL, and V_{DDQ} = 1.8V for differential output drivers
- Packaging (Pb-free & Green available):
  – 52-ball VFBGA (NF)

Description

PI6CU877 PLL clock driver is developed for Registered DDR2 DIMM applications with 1.8V operation and differential data input and output levels.

The device is a zero delay buffer that distributes a differential clock input pair (CLK, $\overline{CLK}$) to eleven differential pairs of clock outputs which includes feedback clock (Y[0:9], $\overline{Y[0:9]}$; FBOUT, $\overline{FBOUT}$).

The clock outputs are controlled by CLK/$\overline{CLK}$, FBOUT, $\overline{FBOUT}$, the LVCMOS (OE, OS) and the Analog Power input (AV_{DD}). When OE is LOW the outputs except FBOUT, $\overline{FBOUT}$, are disabled while the internal PLL continues to maintain its locked-in frequency. OS is a program pin that must be tied to GND or V_{DD}. When OS is high, OE will function as described above. When OS is LOW, OE has no effect on Y7/$\overline{Y7}$, they are free running. When AV_{DD} is grounded, the PLL is turned off and bypassed for test purposes.

When CLK/$\overline{CLK}$ are logic low, the device will enter a low power mode. An input logic detection circuit will detect the logic low level and perform a low power state where all Y[0:9], $\overline{Y[0:9]}$; FBOUT, $\overline{FBOUT}$, and PLL are OFF.

PI6CU877 is a high performance, low skew, and low jitter PLL clock driver, and it is also able to track Spread Spectrum Clocking (SSC) for reduced EMI.

Pin Configuration

	1	2	3	4	5	6
A	Y_1	Y_0	$\overline{Y_0}$	$\overline{Y_5}$	Y_5	Y_6
B	$\overline{Y_1}$	GND	GND	GND	GND	$\overline{Y_6}$
C	$\overline{Y_2}$	GND	NB	NB	GND	$\overline{Y_7}$
D	Y_2	V_{DDQ}	V_{DDQ}	V_{DDQ}	OS	Y_7
E	$\overline{CK}$	V_{DDQ}	NB	NB	V_{DDQ}	FB_{IN}
F	CK	V_{DDQ}	NB	NB	OE	$\overline{FB_{IN}}$
G	AGND	V_{DDQ}	V_{DDQ}	V_{DDQ}	V_{DDQ}	$\overline{FB_{OUT}}$
H	AV_{DD}	GND	NB	NB	GND	FB_{OUT}
J	Y_3	GND	GND	GND	GND	Y_8
k	$\overline{Y_3}$	$\overline{Y_4}$	Y_4	Y_9	$\overline{Y_9}$	$\overline{Y_8}$

Block Diagram

* The Logic Detect (LD) powers down the device when a logic low is applied to both CK and $\overline{CK}$.

Pinout Table

Pin Name	Characteristics	Desctription
AGND	Ground	Analog ground
AV_{DD}	1.8V nominal	Analog power
CK	Differential Input	Clock input with a (10K - 100KΩ) pulldown resistor
$\overline{CK}$	Differential Input	Complementary clock input with a (10K - 100KΩ) pulldown resistor
FB_{IN}	Differential Input	Complementary feedback clock input
$\overline{FB_{IN}}$	Differential Input	Feedback clock input
FB_{OUT}	Differenital Output	Complementary Feedback clock output
$\overline{FB_{OUT}}$	Differential Output	Feedback clock output
OE	LVCMOS input	Output enable (async.)
OS	LVCMOS input	Output select (tied to GND or V_{DDQ})
GND	Ground	Ground
V_{DDQ}	1.8V nominal	Logic and output power
Y[0:9]	Differential Outputs	Clock outputs
$\overline{Y[0:9]}$	Differential Outputs	Complementary clock outputs
NB		No Ball (VFBGA only)

Function Table

Inputs					Outputs				PLL State
AV_{DD}	OE	OS	CK	$\overline{CK}$	Y	$\overline{Y}$	FBOUT	$\overline{FBOUT}$	
GND	H	X	L	H	L	H	L	H	Bypass/Off
GND	H	X	H	L	H	L	H	L	Bypass/Off
GND	L	H	L	H	L(Z)[1]	L(Z)[1]	L	H	Bypass/Off
GND	L	L	H	L	L(Z)[1], Y7 active	L(Z)[1], Y7 active	H	L	Bypass/Off
1.8V (nom)	L	H	L	H	L(Z)[1]	L(Z)[1]	L	H	On
1.8V (nom)	L	L	H	L	L(Z)[1], Y7 active	L(Z)[1], Y7 active	H	L	On
1.8V (nom)	H	X	L	H	L	H	L	H	On
1.8V (nom)	H	X	H	L	H	L	H	L	On
1.8V (nom)	X	X	L	L	L(Z)[1]	L(Z)[1]	L(Z)[1]	L(Z)[1]	Off
1.8V (nom)	X	X	H	H	Reserved				

Notes:
1. $L_{(Z)}$ means the outputs are disabled to a low state meeting the I_{ODL} limit on DC Specification

PS8689B 08/05/04

Absolute Maximum Ratings (Over operating free-air temperature range)

Symbol	Parameter	Min.	Max.	Units
V_{DDQ}, A_{VDD}	I/O supply voltage range and analog /core supply voltage range	-0.5	2.5	V
V_I	Input voltage range	-0.5	V_{DDQ} +0.5	
V_O	Output voltage range	-0.5		
I_{IK}	Input clamp current	-50	50	mA
I_{OK}	Output clamp current	-50	50	
I_O	Continuous output current	-50	50	
$I_{O(PWR)}$	Continuous current through each V_{DDQ} or GND	-100	100	
T_{STG}	Storage temperature	-65	150	ºC

Note:
1.   Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

DC Specifications Recommended Operating Conditions

Symbol	Parameter		Min.	Typ.	Max.	Units
V_{DDQ}	Output supply Voltage		1.7	1.8	1.9	V
AV_{DD}	Supply voltage[4]			V_{DDQ}		
V_{IL}	Low-level input voltage[5]	OE, OS, CK, $\overline{CK}$			0.35 x V_{DDQ}	
V_{IH}	High-level input voltage[5]	OE, OS, CK, $\overline{CK}$	0.65 x V_{DDQ}			
I_{OH}	High-level output current, see Fig 2		-		-9	mA
I_{OL}	Low-level output current, see Fig. 2		-		9	
V_{IX}	Input differential-pair crossing voltage		$(V_{DDQ}/2)$ -0.15		$(V_{DDQ}/2)$ -0.15	
V_{IN}	Input voltage level		-0.3		V_{DDQ} +0.3	V
V_{ID}	Input differenital voltage, See Fig 9 [5]	DC	0.3		V_{DDQ} +0.4	
		AC	0.6		V_{DDQ} +0.4	
T_A	Operating free air temperature		0		70	ºC

Notes:
4.   The PLL is turned off and bypassed for test purposes when AV_{DD} is grounded. During this test mode, V_{DDQ} remains within the recommended operating conditions and no timing parameters are guaranteed.
5. V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{CK}$, see Figure 9 for definition. The CK and $\overline{CK}$, V_{IH} and V_{IL} limits are used to define the DC low and high levels for the logic detect state.

Timing Requirements (Over recommended operating free-air temperature)

Symbol	Decription	AV$_{DD}$, V$_{DDQ}$ = 1.8V ±0.1V		Units
		Min.	Max.	
FCK	Operation clock frequency[7, 8]	25	300	MHz
	Application clock frequency[7, 9]	160	270	
t$_{DC}$	Input clock duty cycle	40	60	%
t$_L$	Stabalization time[10]		15	μs
t$_{OFF}$	Device power down[10]		8	ns

Notes:

7. The PLL is able to handle spread spectrum induced skew.
8. Operating clock frequency indicates a range over which the PLL is able to lock, but in which it is not required to meet the other timing parameters. (Used for low-speed debug).
9. Application clock frequency indicates a range over which the PLL must meet all timing parameters.
10. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up . During normal operation, the stabilization time is also the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal when CK and $\overline{CK}$ go to a logic low state, enter the power-down mode and later return to active operation. CK and $\overline{CK}$ maybe left floating after they have been driven low for one complete clock cycle.

DC Specifications

Param-eter	Description	Test Condition	AV$_{DD}$, V$_{DDQ}$	Min.	Typ.	Max.	Units
V$_{IK}$	All Inputs	I$_I$= -18mA	1.7V			1.2	V
V$_{OH}$	HIGH output voltage	I$_{OH}$ = -100μA	1.7 to 1.9V	V$_{DDQ}$ -0.2			
		I$_{OH}$ = -9mA	1.7	1.1			
I$_{ODL}$	Output disabled low current	OE = L, V$_{ODL}$ = 100mV		100			μA
V$_{OD}$	Output differenital voltage, the magnivire of the difference between the true and complimentary outputs, see fig. 9 for dimentions		1.7V	0.6			V
I$_I$	CK, $\overline{CK}$	V$_I$ = V$_{DDQ}$ or GND				±250	μA
	OE, OS, FB$_{IN}$, $\overline{FB_{IN}}$	V$_I$ = V$_{DDQ}$ or GND				±10	
I$_{DDLD}$	Static Supple current, I$_{DDQ}$ + I$_{ADD}$	CK and $\overline{CK}$ = L	1.9V			500	
I$_{DD}$	Dynamic supply current, I$_{DDQ}$ + I$_{ADD}$, see note 6 for CPD calcula-tion	CK and $\overline{CK}$ = 270MHz, all outputs are open (not connected to a PCB)				300	mA
CI	CK, $\overline{CK}$	V$_I$ = V$_{DDQ}$ or GND		2		3	pF
	FB$_{IN}$, $\overline{FB_{IN}}$	V$_I$ = V$_{DDQ}$ or GND	1.8V	2		3	
CI(Δ)	CK, $\overline{CK}$	V$_I$ = V$_{DDQ}$ or GND				0.25	
	FB$_{IN}$, $\overline{FB_{IN}}$	V$_I$ = V$_{DDQ}$ or GND				0.25	

Notes:

6. Total I$_{DD}$ = I$_{DDQ + IADD}$ = F$_{CK}$ *C$_{PD}$ *V$_{DDQ}$, solving for C$_{PD}$ = (I$_{DDQ}$ + I$_{ADD}$)/(F$_{CK}$*V$_{DDQ}$) where F$_{CK}$ is the input frequency, V$_{DDQ}$ is the power supply and C$_{PD}$ is the Power Dissipation Capacitance.

AC Specifications

Switching characteristics over recommended operating free-air temperature range (unless otherwise noted)[15]

Parameter	Description	Diagram	AV_{DD}, V_{DDQ} = 1.8V ±0.1V			Units
			Min.	Nom.	Max.	
ten	$\overline{OE}$ to and Y/$\overline{Y}$	see Fig 11			8	ns
tdis	$\overline{OE}$ to and Y/$\overline{Y}$	see Fig 11			8	
tjit(cc+)	Cycle-to-cycle jitter	see Fig 4	0		40	ps
tjit(cc-)			0		-40	
t(Ø)	Static phase offset [11]	see Fig 5	-50		50	
t(Ø)dyn	Dynamic phase offset	see Fig 10	-50		50	
tsk(o)	Output clock skew	see Fig 6			40	
tjit(per)	Period jitter[12]	see Fig 7	-40		40	
tjit(hper)	Halk period jitter [12]	see Fig 8	-75		75	
slr(i)	Input clock slew rate	see Fig 9	1	2.5	4	V/ns
	Output enable (OE)	see Fig 9	0.5			
slr(o)	Output clock slew rate [14, 16]	see Fig 1, 9	1.5	2.5	3	
V_{OX}	Outpu differenital-pair cross voltage[13]	see Fig 2	(V_{DDQ}/2) -0.1		(V_{DDQ}/2) +0.1	V
The PLL on the PI6CU877 is capable of meeting all the above test parameters while supporting SSC synthesirers with the following parameters:						
	SSC modulation frequency		30.00		33	kHz
	SSC clock input frequency deviation		0.00		-0.50	%
PI6CU877 PLL design should target the values below to minimize the SCC induced skew:						
	PLL Loop Bandwidth		2.0			MHz

Notes:

11. Static Phase Offset does not include Jitter
12. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.
13. VOX specified at the DRAM clock input or the test load.
14. To eliminate the impact of input slew rates on static phase offset, the input slew rates of Reference Clock Input CK, CK and Feedback Clock Input FBIN, $\overline{FBIN}$ are recommended to be nearly equal. The 2.5V/ns slew rates are shown as a recommended target. Compliance with these Nom values is not mandatory if it can be adequately demonstrated that alternative characteristics meet the requirements of the registered DDR2 DIMM application.
15. There are two terminations that are used with the above ac tests. The load/board in Figure 2 is used to measure the input and output differential-pair cross-voltage only. The load/board in Figure 3 is used to measure all other tests. For consistency, equal length cables should be used.
16. The Output slew rate is determined from IBIS model load shown in Figure1. It is measured single-ended.

Figure 1. IBIS Model Output Load

Figure 2. Output Load Test Circuit 1

Figure 3. Output Load Test Circuit 2

$\overline{\text{Yx}},\overline{\text{FBOUT}}$

Yx,FBOUT

$t$cycle n $t$cycle n+1

$t_{\text{jit(cc)}} = {}^{t}\text{cycle n} - {}^{t}\text{cycle n+1}$

Figure 4. Cycle-to-Cycle Jitter

$\overline{\text{CK}}$

CK

$\overline{\text{FBIN}}$

FBIN

$t_{(\emptyset)\,\text{n}}$ $t_{(\emptyset)\,\text{n+1}}$

$$t_{\emptyset} = \frac{\displaystyle\sum_{1}^{n=N} t_{(\emptyset)\,\text{n}}}{N}$$ (N is a large number of samples)

Figure 5. Static Phase Offset

$\overline{\text{Yx}}$

Yx

$\overline{\text{Yx}},\overline{\text{FB}_{\text{OUT}}}$

Yx, FB$_{\text{OUT}}$

$t_{\text{sk(o)}}$

Figure 6. Output Skew

Figure 7. Period Jitter (fo = average input frequency measured at CK/$\overline{CK}$)

Figure 8. Half-Period Jitter

**Figure 9. Input and Output Slew Rates**

Figure 10. Dynamic Phase Offset

Figure 11. Time Delay Between Output Enable (OE) and Clock Output ($\overline{Y}$, Y)

Packaging Mechanical: 52-Pin VFBGA (NF)

Ordering Information

Ordering Code	Package Code	Package Description
PI6CU877NF	NF	52-ball VFBGA
PI6CU877NFE	NF	Pb-free & Green, 52-ball VFBGA

Notes:

1. Thermal characteristics can be found on the company web site at http://www.pericom.com/packaging/