

Version : <u>1.1</u>

TECHNICAL SPECIFICATION

MODEL NO.: PW090XS2

Customer's Confirmation

Customer

Date

Ву

PVI's Confirmation

Confirmed By

Prepared By PRIME VIEW INTERNATIONAL CO.,LTD. 3,LI SHIN RD. 1,SCIENCE-BASED INDUSTRIAL PARK,HSINCHU,TAIWAN,R.O.C. http://www.pvi.com.tw

Date : Oct. 08 , 2004

This technical specification is subject to change without notice. Please return 1 copy with your signature on this page for approval.



TECHNICAL SPECIFICATION

CONTENTS

<i>NO</i> .	ITEM	PAGE
-	Cover	1
-	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement and input connector pin NO.	6
7	Absolute Maximum Ratings	7
8	Electrical Characteristics	7
9	Power Sequence	17
10	Optical Characteristics	17
11	Handling Cautions	21
12	Reliability Test	22
13	Indication of Lot Number Label	22
14	Block Diagram	23
15	Packing	24
-	Revision History	25

1. Application

This technical specification applies to 9.0" color TFT-LCD module, PW090XS2. The applications of the panel are car TV, portable DVD, GPS, multimedia applications and others AV system.

- 2. Features
 - . Pixel in stripe configuration
 - . Compatible with NTSC and PAL system
 - . Slim and compact
 - . High Brightness
 - . Wide Viewing Angle
 - . Up / Down and Left / Right Image Reversion


. Support Multi Video Display Mode (With PVI timing controller : PVI-1004D)

3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	9.0 (16 : 8.3 diagonal)	Inch
Display Format	1920 (H)×220 (V)	Dot
Active Area	202.56 (H)×105.27 (V)	mm
Dot Pitch	0.1055 (H)×0.4785 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	219.4 (W)×120.8 (H)×6.9 (D) (typ.)	mm
Surface Treatment	Anti-Glare + WV film	
Weight	270±3	g

PW090XS2

4. Mechanical Drawing of TFT-LCD Module



5. Input / Output Terminals

LCD Module Connector

FPC Down Connect, 30 Pins, Pitch: 0.5 mm

Pin No	Symbol	I/O	Description	Remark		
1	GND	-	Ground for logic circuit			
2	V _{CC}	Ι	Supply voltage of logic control circuit for gate driver	Note 5-3		
3	NC	-	No connection			
4	V_{EE}		Negative power for gate driver	Note 5-4		
5	NC	-	No connection			
6	V_{GH}	I	Positive power for gate driver	Note 5-5		
7	NC	-	No connection			
8	STVD	I/O	Vertical start pulse	Note 5-1		
9	STVU	I/O	Vertical start pulse			
10	CKV	I	Shift clock for gate driver			
11	U/D	I	Up / Down Control for gate driver	Note 5-1		
12	OE3	I	Output enable for gate driver			
13	OE2		Output enable for gate driver			
14	OE1		Output enable for gate driver			
15	V _{COM}	Ι	Common electrode voltage			
16	STHL	I/O	Start pulse for source driver	Note 5-2		
17	V_{SS2}	-	Ground for analog circuit			
18	V _R	I	Video Input R			
19	V_{G}	I	Video Input G			
20	VB	Ι	Video Input B			
21	V_{SS1}	-	Ground for digital circuit			
22	V_{DD2}	I	Supply power for analog circuit	Note 5-6		
23	CPH1	I	Sampling and shift clock for source driver			
24	CPH2	I	Sampling and shift clock for source driver			
25	CPH3	Ι	Sampling and shift clock for source driver			
26	V_{DD1}		Supply power for digital circuit	Note 5-7		
27	R/L		Left / Right Control for source driver	Note 5-2		
28	NC	I	No Connection			
29	OEH	I	Output enable for source driver			
30	STHR	I/O	Start pulse for source driver	Note 5-2		

Note 5-1


U/D	STVD	STVU	scanning direction
Vcc	Input	output	down to up
GND	output	input	up to down


Note 5-2

R/L	STHL	STHR	scanning direction
Vcc	output	input	left to right
GND	input	output	right to left

The definitions of Note 5-1,5-2

U/D(PIN 11)=Low R/L(PIN 27)=High





U/D(PIN 11)=High R/L(PIN 27)=Low

Note 5-3 : V_{CC} TYP. =+3.3V


Note 5-4 : V_{EE} TYP.=-12V

Note 5-5 : V_{GH} TYP.=+17V

Note 5-6 : V_{DD2} TYP.=+5V

Note 5-7 : V_{DD1} TYP.=+3.3V

6. Pixel Arrangement and input connector pin NO.





7. Absolute Maximum Ratings

The followings are maximum values , which if exceeded, may cause faulty operation or damage to the unit.

Parameter	Symbol	MIN.	MAX.	Unit	Remark	
Supply Voltage For Source Drive	V_{DD2}	-0.3	+5.8	V		
Supply Voltage For Source Driver		V _{DD1}	-0.3	+7.0	V	
		V _{CC}	-0.3	+6.0	V	
Supply Voltage For Gate Driver		V_{GH} - V_{EE}	-0.3	+40.0	V	
	H Level	V_{GH}	-0.3	+25.0	V	
	L Level	V _{EE}	-16	+0.3	V	
Analog Signal Input Level	V_R, V_G, V_B	-0.2	V _{DD1} +0.2	V	Note 7-1	
Storage Temperature		-30	+80	°C		
Operation Temperature		-20	+80	°C	Note 7-2	

Notes 7-1 : Analog Input Voltage means V_R,V_G,V_B.

Notes 7-2 : Optical characteristics shown in Table 10-1 are measured under Ta=+25 $^{\circ}$ C.

8. Electrical Characteristics

8-1) Recommended Driving condition for TFT-LCD panel

Parameter		Symbol	MIN.	Тур.	MAX.	Unit	Remark
Supply Voltage For Source	Analog	V_{DD2}	+4.5	+5.0	+5.5	V	
Driver	Logic	V_{DD1}	+3.0	+3.3	+3.6	V	
	H level	V_{GH}	+15	+17	+19	V	
Supply Voltage For Gate Driver	L level	$V_{\text{EE DC}}$	-13.0	-12	-10.5	V	DC Component of V _{EE}
Supply voltage for Gate Driver		$V_{\text{EE AC}}$		+6.0		V_{P-P}	AC Component of V _{EE}
	Logic	V _{CC}	+3.0	+3.3	+3.6	V	
Analog Signal input Level	Amplitud		+0.3		Vcc-0.3	V	
Digital input voltage	H level	V _{IH}	0.7 VDD1	-	Vdd1	V	
	L level	V _{IL}	-0.3	-	0.3 VDD1	V	
Digital output voltage	H level	V _{OH}	0.7 VDD1	-	Vdd1	V	
	L level	V _{OL}	-0.3	-	0.3 VDD1	V	
V	$V_{\text{COM AC}}$	-	+6.0	-	V_{P-P}	AC Component of V _{COM}	
V _{COM}		$V_{\text{COM DC}}$	1.5	1.7	1.9	v	DC Component of V _{COM} Note 8-1

Note 8-1 : PVI strongly suggests that the V_{COM DC} level shall be adjustable , and the adjustable level range is $1.7V\pm1V$, every module's V_{COM DC} level shall be carefully adjusted to show a best image performance.

8-2) Recommended driving condition for back light

						Ta= 25 €
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	VL	589	654	720	Vrms	I∟=6mA
Lamp current	ΙL	3	6	8	mA	Note 8-2
Lamp frequency	P_{L}	40	55	80	KHz	Note 8-3
Kick-off voltage(25 [°] C) (Reference Value)	Vs			1330	Vrms	Note 8-4
Kick-off voltage(0 $^{\circ}$ C) (Reference Value)	Vs			1570	Vrms	Note 0-4

- Note 8-2 : In order to satisfy the quality of B/L , no matter use what kind of inverter , the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L.
- Note 8-3 : The waveform of lamp driving voltage should be as closed to a perfect sine wave as possible.

Note 8-4 : The Kick-off times \geq 1sec.

Back Light driving

Back Light Connector : JST BHSR-02VS-1, Pin No. : 2, Pitch : 3.5 mm

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
2	VL2	Input terminal (Low voltage side)	Note 8-5

Note 8-5 : Low voltage side of back light inverter connects with Ground of inverter circuits.

8-3) Power Consumption

						Ta= 25 ℃
Parameter	Symbol	Conditions	TYP.	MAX	Unit	Remark
Supply current for Gate Driver (Hi level)	I _{GH}	$V_{GH} = +17V$	0.11	0.17	mΑ	
Supply current for Gate Driver (Low level)	I _{EE}	$V_{EE} = -12V$	0.13	0.20	mΑ	V _{EE} center voltage
Supply current for Source Driver(Digital)	I _{DD1}	$V_{DD1} = +3.3V$	2.4	6.0	mΑ	
Supply current for Source Driver(Analog)	I _{DD2}	$V_{DD2} = +5V$	14	20	mΑ	
Supply current for Gate Driver (Digital)	I _{CC}	$V_{CC} = +3.3V$	0.15	0.225	mΑ	
LCD Panel Power Consumption			81.85	125.83	mW	Note 8-6
Back Light Lamp Power Consumption			3.92		W	Note 8-7


Note 8-6 : The power consumption for back light is not included.


Note 8-7 : Back light lamp power consumption is calculated by $I_L \times V_L$.

8-4) Timing Characteristics Of Input Signals

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Remark
Rising time	t _r	-	<u> </u>	10 10	ns	
Falling time	t _f	-	-	10	ns	
High and low level pulse width	t _{CPH}	73	78	83	ns	CPH1~CPH3
CPH pulse duty	t _{CWH}	40	50	60	%	CPH1~CPH3
STH setup time	t _{SUH}	20	-	-	ns	STHR,STHL
STH hold time	t _{HDH}	20	-	-	ns	STHR,STHL
STH pulse width	t _{sth}	-	1	-	t _{CPH}	STHR,STHL
STH period	t _H	61.5	63.5	65.5	μ s	STHR,STHL
OEH pulse width	t _{OEH}	-	2.08	-	μ s	OEH
Sample and hold disable time	t _{DIS1}	-	5.26	-	μ s	
OEV pulse width	t _{OEV}	-	16	-	μ s	OEV
CKV pulse width	t _{CKV}	-	32	-	μ s	CKV
Clean enable time	t _{DIS2}	-	8.02	-	μ s	
Horizontal display timing range	t _{DH}	_	640	-	$t_{\rm CPH}/3$	
STV setup time	t _{SUV}	400	-	-	ns	STVU,STVD
STV hold time	t _{HDV}	400	-	-	ns	STVU,STVD
STV pulse width	t _{STV}	-	-	1	$t_{\rm H}$	STVU,STVD
Horizontal lines per field	t _v	256	262	268	t _H	
Vertical display start	t _{sv}		10	-	t _H	
Vertical display timing range	t _{DV}		220	-	t _H	
VCOM rising time	t _{rCOM}		-	5	μ s	
VCOM falling time	t _{fCOM}		-	5	μ s	
VCOM delay time	t _{DCOM}		-	3	μ s	
RGB delay time	t _{DRGB}		-	1	μ s	








The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:11


PW090XS2






The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:12

PW090XS2



The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:13


PW090XS2





PW090XS2


Vertical timing (From up to down)






PW090XS2

Vertical timing (From down to up)



9. Power on Sequence

The Power on Sequence only effect by V_{CC} , V_{SS} , V_{DD} , V_{EE} and V_{GH} , the others do not care.



- 1) $10ms \le T1 < T2$
- 2) $0ms < T3 \le T4 \le 10ms$


10. Optical Characteristics

10-1) Specification

Parameter Symbol Condition MIN. TYP. MAX. Unit Remarks Viewing Horizontal θ 21, θ 22 55 60 deg Angle θ 12 40 Note 10-1 $CR \ge 10$ 35 deg Vertical θ 11 50 55 deg Contrast Ratio At optimized 200 350 CR Note 10-2 Viewing angle Response time Rise Tr 15 30 ms *θ* =0° Note 10-4 Fall Τf 25 50 ms Brightness 330 400 cd/m^² Note 10-3 Uniformity U 70 75 % Note 10-5 White 0.280 0.310 0.340 Х *θ* =0° Note 10-3 Chromaticity 0.300 0.330 0.360 у Lamp Life Time +25°C 20000 30000 hr

Ta = 25℃


Note 10-1 : The definitions of viewing angles



Note $10-2: CR = \frac{Luminance when Testing point is White}{Luminance when Testing point is Black}$ (Testing configuration see 10-2) Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3 : 1.Topcon BM-7(fast) luminance meter 2° field of view is used in the testing (after 20~30 minutes operation). 2.Lamp current : 6 mA 3.Inverter model : TDK-347.

Note 10-4 : The definition of response time:









Note 10-5 : The uniformity of LCD is defined as

U = The Minimum Brightness of the 9 testing Points The Maximum Brightness of the 9 testing Points Luminance meter : BM-5A or BM-7 fast (TOPCON) Measurement distance : 500 mm +/- 50 mm Ambient illumination : < 1 Lux Measuring direction : Perpendicular to the surface of module

The test pattern is white (Gray Level 63).



PW090XS2





11. Handling Cautions

- 11-1) Mounting of module
 - a) Please power off the module when you connect the input/output connector.
 - b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
 - 1. The noise from the backlight unit will increase.
 - 2. The output from inverter circuit will be unstable.
 - 3. In some cases a part of module will heat.
 - c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
 - d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.
- 11-2) Precautions in mounting
 - a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
 - b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
 - c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
 - d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

11-3) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.

11-4) Polarizer mark

The polarizer mark is to describe the direction of wide view angle film how to mach up with the rubbing direction.

12. Reliability Test

No.	Tost Itom	Test Condition
INO.	Test Item	
1	High Temperature Storage Test	Ta = +80℃, 240 hrs
2	Low Temperature Storage Test	Ta = -30℃, 240 hrs
3	High Temperature Operation Test	Ta = +80℃, 240 hrs
4	Low Temperature Operation Test	Ta = -20℃, 240 hrs
5	High Temperature & High Humidity Operation Test	Ta = +60℃, 90%RH , 240 hrs
<u>^</u>	Thermal Cycling Test	-20°C \rightarrow +70°C , 200 Cycles
6	(non-operating)	30 min 30 min
7	Vibration Test (non-operating)	Frequency : 10 ~ 55 H _z Amplitude : 1 mm Sweep time : 11 mins Test Period : 6 Cycles for each direction of X, Y, Z
8	Shock Test	100G , 6ms Direction : ±X , ±Y , ±Z
0	(non-operating)	Cycle : 3 times
	Electrostatic Discharge Test	200pF , 0 Ω
9	Electrostatic Discharge Test (non-operating)	±200V
	(non-operating)	1 time / each terminal


Ta: ambient temperature

[Criteria]

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.

13. Indication of Lot Number Label

a) Indicated contents of the label



Contents of lot number : 1st~3rd—The OEM product


5th—Production year : 1999 \Rightarrow 9, 2000 \Rightarrow A, 2001 \Rightarrow B...... 6th—Production month : 1, 2, 3,....9, A, B, C 7th~8th—Production size : 9.0" \Rightarrow 90

9th~10th—Serial numbers : 01~99



PW090XS2

14. Block Diagram



PW090XS2

15. Packing

5. Раск	ling									
		\square			ZONE	REV.	DOCUUMENT NO	D. DESCRIPTION	DATE	REV.BY
								-2		
	ļ								Tape	
								anel/carton. 295*230mm g		
					4	3 2 1	50-0300931	防靜電氣泡袋 Pink 9"SW Module	20	抗靜電 上蓋+ 底座 REMARK
MTL.SPEC.	1	UNSPECIFIED ANGLE ROUGHNESS			EMARK		Prime	科技工業用 View Interr		
			SCALE	UNIT	SHEET	DW	G.TITLE			
APPROVE		• •	-		1 OF 1		\cap	Madula	Dadica	
CHECK		•••	MTL.NO.		1 of 1		9"SW dwg file:	Module F		Draw REV. A4 01 SIZE



Revision History									
Rev.	Issued	Date	Revised	Contents					
1.0	Jul. 28 , 1	2004	NEW						
1.1	Oct. 08,	2004	Modify						
			Page 22 : F	Reliability test condition					
			H	High Temperature Storage Test (From $+70^{\circ}$ C to $+80^{\circ}$ C)					
			Ι	Low Temperature Storage Test (From -10° C to -30° C)					
			H	High Temperature Operation Test (From $+60^{\circ}$ C to $+80^{\circ}$ C)					
			Ι	Low Temperature Operation Test (From 0° C to -20° C)					
			H	High Temperature & High Humidity Operation Test					
			(From +50°C, 80%RH to +60°C, 90%RH)					
]	Thermal Cycling Test (From -25°C \rightarrow +70°C to -20°C \rightarrow +70°C)					

Revision History