

Data Sheet October 1999 File Number 1595.2

# -10A, -150V, 0.500 Ohm, P-Channel Power MOSFET

This P-Channel enhancement mode silicon gate power field effect transistor is designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA9404.

# **Ordering Information**


PART NUMBER	PACKAGE	BRAND
RFP10P15	TO-220AB	RFP10P15

NOTE: When ordering, include the entire part number.

## **Features**


- -10A, -150V
- $r_{DS(ON)} = 0.500\Omega$
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- Linear Transfer Characteristics
- · High Input Impedance
- · Majority Carrier Device
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

# Symbol



# Packaging

## TO-220AB



## **RFP10P15**

## **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

RFP10P15	UNITS
-150	V
-150	V
10	Α
30	Α
±20	V
75	W
0.6	W/oC
-55 to 150	°C
300	°C
260	oC
	-150 -150 10 30 ±20 75 0.6 -55 to 150

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

## **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 250\mu A, V_{GS} = 0$	-150	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$	-2	-	-4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V	-	-	1	μА
		$V_{DS}$ = 0.8 x Rated BV <sub>DSS</sub> , $V_{GS}$ = 0V, TC = 125°C	-	-	25	μА
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V, V_{DS} = 0$	-	-	±100	nA
Drain to Source On Voltage (Note 2)	V <sub>DS(ON)</sub>	I <sub>D</sub> = 10A, V <sub>GS</sub> = -10V	-	-	-5.0	V
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	I <sub>D</sub> = 10A, V <sub>GS</sub> = -10V, (Figures 6, 7)	-	-	0.500	Ω
Turn-On Delay Time	t <sub>d(ON)</sub>	$I_D \approx 10$ A, $V_{DS} = -75$ V, $R_G = 50$ Ω $R_L = 7.5$ Ω, $V_{GS} = -10$ V (Figures 10, 11, 12)	-	24	50	ns
Rise Time	t <sub>r</sub>		-	74	150	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	138	225	ns
Fall Time	t <sub>f</sub>		-	61	100	ns
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V$ , $V_{DS} = -25V$ f = 1MHz (Figure 9)	-	-	1700	pF
Output Capacitance	C <sub>OSS</sub>		-	-	600	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	-	350	pF
Thermal Resistance, Junction to Case	$R_{ heta JC}$	RFM10P12, RFM10P15	-	-	1.25	°C/W
		RFP10P12, RFP10P15			1.67	°C/W

## **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	I <sub>SD</sub> = -10A	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = -10A$ , $dI_{SD}/dt = 100A/\mu s$	-	210	-	ns

#### NOTES:

- 2. Pulsed: Pulse Duration =  $300\mu s$  Max, Duty Cycle  $\leq 2\%$ .
- 3. Repetitive rating: pulse width limited by maximum junction temperature.

# **Typical Performance Curves**




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. TRANSFER CHARACTERISTICS




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. SATURATION CHARACTERISTICS




FIGURE 6. DRAIN TO SOURCE ON RESISTANCE vs DRAIN CURRENT

## Typical Performance Curves (Continued)




FIGURE 7. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 9. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Intersil Applications Notes AN7254 and AN7260
FIGURE 10. NORMALIZED SWITCHING WAVEFORMS FOR
CONSTANT GATE CURRENT

## Test Circuits and Waveforms




FIGURE 11. SWITCHING TIME TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE** 

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

**ASIA** 

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029