

RMPA0951AT

3V Cellular CDMA PowerEdge™ Power Amplifier Module

General Description

The RMPA0951AT is a dual mode, small-outline Power Amplifier Module (PAM) for Cellular CDMA personal communication system applications. The PA is internally-matched to 50Ω and DC blocked which minimizes the use of external components and reduces circuit complexity for system designers. High AMPS/CDMA efficiency and good linearity are achieved using our InGaP Heterojunction Bipolar Transistor (HBT) process.

Features

- Single positive-supply operation
- High dual-mode (AMPS/CDMA) efficiency
- Excellent linearity
- Small size: 6.0 x 6.0 x 1.5 mm³ LCC package
- 50Ω matched input and output module
- Adjustable quiescent current and power-down mode
- Suitable for CDMA and CDMA2000 1X systems

Device



Absolute Ratings¹

Symbol	Parameter	Ratings	Units
Vc1, Vc2	Supply Voltage	6.0	V
Vref	Reference Voltage	1.5 to 4.0	V
Pin	RF Input Power ²	+7	dBm
VSWR	Load VSWR	6:1	
Tc	Case Operating Temperature	-30 to +85	°C
Tstg	Storage Temperature	-55 to +150	°C

Notes:

1: No permanent damage with only one parameter set at extreme limit and other parameters typical.

2: Typical RF input powers for (+28dBm, CDMA) is -3dBm and for (+31dBm, AMPS) is +2dBm.

Electrical Characteristics³

Parameter	Min	Typ	Max	Units
Frequency Range	824		849	MHz
Gain (Pout = +28dBm)		30		dB
Gain (Pout = +31dBm)		29		dB
Analog Output Power	31			dBm
Power-Added Efficiency				
CDMA (Pout = +28dBm)	32	35		%
Analog (Pout = +31.5dBm)	44	50		%
ACPR1 ⁵		-52	-46	dBc
ACPR2 ⁵		-58	-55	dBc
Rx-Band Noise Power (All Power Levels)		-135		dBm/Hz
Noise Figure		3		dB
Input VSWR (50Ω)		1.5:1	2.5:1	—
Output VSWR (50Ω)		2.5:1		—
Stability (All spurious) ^{4,7}			-60	dBc
Harmonics (Po ≤ 28dBm) 2fo, 3fo, 4fo ⁷			-30	dBc
Quiescent Current		80	120	mA
Power Shutdown Current ⁶		2	10	μA
Vcc	3.0	3.4	4.0	V
Vref	2.0	3.0	3.2	V
Iref		16		mA

Notes:


3: All parameters to be met at Ta = +25°C, Vcc = +3.4V, Vref = 3.0V and load VSWR ≤ 1.2:1.

4: Load VSWR ≤ 6:1 all phase angles.


5: CDMA waveform measured using the ratio of the average power within the 1.23 MHz signal channel to the power within a 30 kHz resolution bandwidth, at a 885 KHz offset, Pout = 28dBm, offset is ±885 KHz, ±1.98 MHz.

6: No applied RF signal. Vcc = +3.4V nominal, Vref = +0.2V maximum.

7: Guaranteed by design.



Pin #	Description
1	Vcc1
2	RF IN
3	Vref
4	Vcc2
5	RF OUT
6	N/C
7	GND



Dimensions in mm

Figure 1. Package Outline and Pin Designations




Figure 2. Functional Block Diagram

With device marking oriented right side up, RF IN is on the left and RF OUT is on the right.

Vcc = +3.4V nominal. Vref = +3.0V nominal to obtain Iccq = 80 mA. Operation at lower or higher quiescent currents can be achieved by decreasing or increasing Vref voltage relative to +3.0V.

First ground the PCB (GND terminal) and apply +3.4V to the collector supply terminals (Vcc1, Vcc2). Next apply +3.0V to the reference supply (Vref terminal). Quiescent collector current with no RF applied will be about 80 mA. Reference supply current with or without RF applied will be about 15 mA. When turning amplifier off, reverse power supply sequence.

Apply -20dBm RF input power at Cellular frequency (824-849 MHz). After making any initial small signal measurements at this drive level, input power may be increased up to a maximum of +7dBm for large signal, analog (AMPS) or digital CDMA measurements. Do not exceed +7dBm input power.





Figure 3. Evaluation Board Layout and Instructions

PCB Schematic

Note: Addition of C3 bypass capacitor on Vref pin recommended to minimize Rx band noise



* Minimum bypass capacitance recommended for best linearity/low-noise performance.

Figure 4. Evaluation Board Schematic

Application Information

Precautions to Avoid Permanent Device Damage:

- **Cleanliness:** Observe proper handling procedures to ensure clean devices and PCBs. Devices should remain in their original packaging until component placement to ensure no contamination or damage to RF, DC & ground contact areas.
- **Device Cleaning:** Standard board cleaning techniques should not present device problems provided that the boards are properly dried to remove solvents or water residues.
- **Static Sensitivity:** Follow ESD precautions to protect against ESD damage:
 - A properly grounded static-dissipative surface on which to place devices.
 - Static-dissipative floor or mat.
 - A properly grounded conductive wrist strap for each person to wear while handling devices.
 - **General Handling:** Handle the package on the top with a vacuum collet or along the edges with a sharp pair of bent tweezers. Avoiding damaging the RF, DC, & ground contacts on the package bottom. Do not apply excessive pressure to the top of the lid.
 - **Device Storage:** Devices are supplied in heat-sealed, moisture-barrier bags. In this condition, devices are protected and require no special storage conditions. Once the sealed bag has been opened, devices should be stored in a dry nitrogen environment.

Device Usage:

Fairchild recommends the following procedures prior to assembly.

- Dry-bake devices at 125°C for 24 hours minimum. Note: The shipping trays cannot withstand 125°C baking temperature.
- Assemble the dry-baked devices within 7 days of removal from the oven.
- During the 7-day period, the devices must be stored in an environment of less than 60% relative humidity and a maximum temperature of 30°C
- If the 7-day period or the environmental conditions have been exceeded, then the dry-bake procedure must be repeated.

Solder Materials & Temperature Profile:

Reflow soldering is the preferred method of SMT attachment. Hand soldering is not recommended.

Reflow Profile

- **Ramp-up:** During this stage the solvents are evaporated from the solder paste. Care should be taken to prevent rapid oxidation (or paste slump) and solder bursts caused by violent solvent out-gassing. A typical heating rate is 1 - 2°C/sec.
- **Pre-heat/soak:** The soak temperature stage serves two purposes; the flux is activated and the board and devices achieve a uniform temperature. The recommended soak condition is: 120 -150 seconds at 150°C.
- **Reflow Zone:** If the temperature is too high, then devices may be damaged by mechanical stress due to thermal mismatch or there may be problems due to excessive solder oxidation. Excessive time at temperature can enhance the formation of inter-metallic compounds at the lead/board interface and may lead to early mechanical failure of the joint. Reflow must occur prior to the flux being completely driven off. The duration of peak reflow temperature should not exceed 10 seconds. Maximum soldering temperatures should be in the range 215 -220°C, with a maximum limit of 225°C.
- **Cooling Zone:** Steep thermal gradients may give rise to excessive thermal shock. However, rapid cooling promotes a finer grain structure and a more crack-resistant solder joint. Figure 4 indicates the recommended soldering profile.

Solder Joint Characteristics:

Proper operation of this device depends on a reliable void-free attachment of the heatsink to the PWB. The solder joint should be 95% void-free and be a consistent thickness.

Rework Considerations:

Rework of a device attached to a board is limited to reflow of the solder with a heat gun. The device should not be subjected to more than 225°C and reflow solder in the molten state for more than 5 seconds. No more than 2 rework operations should be performed.












Figure 5. Recommended Solder Reflow Profile

Typical Characteristics

Measured performance for typical production amplifiers is represented in the figures below. Key characteristics such as gain, efficiency, output power and linearity are shown for both AMPS and CDMA operation.



DC Power Management for Reduced-Power Operating Modes

Many Cellular/PCS handsets can benefit from gain control and DC power management to optimize transmitter performance while operating at backed-off output power levels. Oftentimes, cellular systems will operate at 10-20dB back-off from maximum-rated linear power and peak power-added efficiency. The ability to reduce current consumption under these conditions, without sacrificing linearity, is critical to extending battery life in next-generation mobile phones.









The RMPA0951AT PA offers the ability to lower quiescent current by more than 60 percent and small-signal gain by 10-12dB using a single control voltage (Vref). Even with the amplifier biased for lowest current consumption, high linearity is maintained over the full operating temperature range and at output power levels up to +16dBm. Bias and gain control through Vref provides complete flexibility for the handset designer, allowing the user to define the operation by either an analog (continuously-variable) or digital (discrete-step) voltage input. As an example, reducing the Vref voltage from 3.0V (nominal) to 2.2V can lower PA current consumption by more than 20 percent at an output power of +12dBm.


The following charts demonstrate analog and digital control techniques for minimizing DC power consumption at reduced RF output power levels. The first four graphs characterize analog control over a reference voltage (Vref) range of 1.8V to 3.0V. Using analog bias control, quiescent current is reduced to less than 30 mA and small-signal gain is reduced by 12dB at Vref = 1.8V. Operating current at +12dBm is also reduced by 20 percent (25 mA) at Vref = 2.2V and by more than 50 percent (50 mA) at the lowest reference voltage (Vref = 1.8V) compared with fixed-bias operation at Vref = 3.0V. In all cases, DC current savings is achieved while fully complying with IS-95 linearity requirements.

The last four graphs feature digital control performance using three discrete voltage levels (3.0V, 2.2V, 1.8V) to optimize linear PA performance over three output power ranges (< +4dBm, +4dBm to +16dBm, >+16dBm). Alternate output power ranges can be selected depending on the power-probability use in the cellular system.

Cellular PAM-Digital Control Mode

Parameter	Min	Typ	Max	Units	Conditions
Low-Power Range			+8		Vref = 1.8V typ
Current		50		dBm	
Gain		24		mA	
Linearity		-50		dB	
Mid-Power Range	+8	+12	+16		Vref = 2.2V typ
Current		120		dBm	
Gain		28.5		mA	
Linearity		-50		dB	
High-Power Range	+16		+28		Vref = 3.0V typ Pout = +28dBm
Current		540		dBm	
Gain		32.5		mA	
Linearity		-38		dB	





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	ISOPLANAR™	Power247™	Stealth™
ActiveArray™	FASTr™	LittleFET™	PowerEdge™	SuperFET™
Bottomless™	FPST™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FRFET™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	GlobalOptoisolator™	MicroPak™	QFET®	SuperSOT™-8
DOMET™	GTO™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	HiSeC™	MSX™	QT Optoelectronics™	TinyLogic®
E ² CMOS™	ꝑC™	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	i-Lo™	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
FACT Quiet Series™		OPTOLOGIC®	µSerDes™	UltraFET®
Across the board. Around the world.™		OPTOPLANAR™	SILENT SWITCHER®	VCX™
The Power Franchise®		PACMAN™	SMART START™	
Programmable Active Droop™		POP™	SPM™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.