#### **CMOS 4-BIT MICROCONTROLLER**

## TMP47C242BN

The 47C242B is high speed and high performance 4-bit single chip micro computers, integrating the 8-bit A/D converter and watchdog timer based on the TLCS-47 series.

PART No.	PART No. ROM		PACKAGE	OTP	
TMP47C242BN	2048 × 8-bit	128 × 4-bit	SDIP30-P-400-1.78	TMP47P242VN	

#### **FEATURES**

- ◆4-bit single chip microcomputer
- $\bullet$ Instruction execution time : 1.9  $\mu$ s (at 4.2 MHz)
- ♦90 basic instructions
  - Table look-up instructions
  - 5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting : 15 levels max.
- ◆6 interrupt sources (External: 2, Internal: 4)

All sources have independent latches each, and multiple interrupt control is available

- ♦I/O port (23 pins)
  - Input 2 ports 5 pins
    Output 2 ports 8 pins
    I/O 4 ports 10 pins
- ♦Interval timer
- ◆Two 12-bit Timer / Counters

Timer, event counter, and pulse width measurement mode


- **♦**Watchdog Timer
- ◆Serial Interface with 4-bit buffer

Internal clock, transfer only

- ◆8-bit successive approximate type A/D converter
  - With sample and hold
  - 4 analog inputs
  - Converting time : 48 μs (4 MHz)
- ♦ High current outputs


LED direct drive capability (typ. 20 mA  $\times$  8 bits)

- **♦**Hold function
  - Battery / Capacitor back-up
- ◆Real Time Emulator: BM47214A + BM1113




## **PIN ASSIGNMENT (TOP VIEW)**

SDIP30-P-400-1.78



### **BLOCK DIAGRAM**



# **PIN FUNCTION**

PIN NAME	Input/Output	FUNCTION	S
K03 to K00	Input	4-bit input port	
P13 to P10	Output	4-bit output port with latch. 8-bit data are output by the 5-bit to 8-bit data	conversion instruction [OUTB @HL].
R43 (AIN3) to R40 (AIN0)	I/O (Input)	4-bit I/O port with latch.  When using as input port, the latch must be set to "1".	A/D converter analog input
R71 (WTO)	I/O (Output)	1-bit I/O port with latch. When using as input port or watchdog timer output, the latch must be set to "1".	Watchdog timer output
R83 (T1)			Timer / Counter 1 external input
R82 ( <del>INT1</del> )		When using as input port, external interrupt input pin, or timer / counter external input Ti	External interrupt 1 input
R81 (T2)	I/O (Input)		Timer / Counter 2 external input
R80 ( <del>INT2</del> )		pin, the latch must be set to "1".	External interrupt 2 input
R91 (SO)	I/O (Output)	1-bit I/O port with latch.  When using as input port or serial out, the latch must be set to "1".	Serial data output
XIN	Input	Resonator connecting pin.	
XOUT	Output	For inputting external clock, XIN is used and XC	DUT is opened.
RESET	Input	Reset signal input	
HOLD (KEO)	Input (Input)	HOLD request / release signal input	Sense input
TEST	Input	Test pin for out-going test. Be opened or fixed	to low level.
VDD		+5 V	
vss	Power supply	0 V (GND)	A/D converter analog reference voltage
VAREF		A/D converter analog reference voltage	

#### **OPERATIONAL DESCRIPTION**

Conserning the 47C242B, the hardware configuration and operation are described.

As the description is porvided with priority on those parts differing from the 47C200B, the technical data sheets for the 47C200B shall also be referred to.

#### 1. SYSTEM CONFIGURATION

◆ INTERNAL CPU FUNCTION

They are the same as those of the 47C200B.

- PERIPHERAL HARDWARE FUNCTION
  - 1 I/O Ports
  - ② Interval Timer
  - 3 Timer / Counters (TC1, TC2)
  - 4 A/D Converter
  - ⑤ Wachdog Timer
  - 6 Serial Interface

The description has been provided with priority on functions (①, ④, ⑤ and ⑥) added to and changed from the 47C200B.

#### 2. PERIPHERAL HARDWARE FUNCTION

#### 2.1 Ports

The 47C242B has 8 I/O ports (23 pins) each as follows:

① K0 ; 4-bit input ② P1, P2 ; 4-bit output

③ R4 ; 4-bit input / output (shared by the A/D converter analog inputs)

§ R7 ; 1-bit input / output (shared by the watchdog timer output)

⑤ R8 ; 4-bit input / output (shared by external interrupt request input and timer

/ counter input)

6 R9 ; 1-bit input / output (shared by serial output)


⑦ KE ; 1-bit sense input (shared by hold request/release signal input)

This section describes ports of ③, ④ and ⑥ which are changed from the 47C200B.

Table 2-1 lists the port address assignments and the I/O instructions that can access the ports.

#### (1) Ports R4 (R43 to R40)

Ports R4 is 4-bit I/O ports with latch shared by the analog inputs for A/D converter. When used as an input ports or analog inputs, the latch should be set to "1". If other port is used as an output, be careful not to execute the output instruction for any port during A/D conversion in order to keep accuracy of conversion. The latch is initialized to "1" and analog input is selected R40 (AINO) pin during reset.







Figure 2-1. Port R4

### (2) Port R7 (R71)

1-bit I/O pin with latch. R71 pin is shared by the watchdog timer output. To use R71 pin for the watchdog timer output, the latch should be set to "1". The latch is initialized to "1" during reset. R70, R72, R73 pins do not exist actually but R70 has the latch. In R72 and R73, "1" is read when an input instruction is executed.







Figure 2-2. Port R7

### (3) Port R9 (R91)

1-bit I/O pin with latch. R91 pin is shared by the 4-bit serial output. To use R91 pin for the serial output, the latch should be set to "1". The latch is initialized to "1" during reset. R90, R92, R93 pins do not exist actually but R90 and R92 have the latches. In R93, "1" is read when an input instruction is executed.






Figure 2-3. Port R9

Table 2-1. Port Address Assignments and Available I/O Instructions

			6						
Port	ď	Port			Input/	Input/Output instruction	tion		
Address (**)	Input (IP**)	Output(OP**)	IN %p, A IN %p, @HL	OUT A,%p OUT@HL,%p	OUT #k, %p	OUTB @HL	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L TEST@L
<sup>н</sup> 00	K0 input port		0		1	r 1		0	
01	P1 output latch	P1 output port	0	0	0	0	0	0	Ì
05	P2 output latch	P2 output port	0	0	0	CINOLE 2)		0	ı
03			Ι (	Ι (	1 (	1	1 (	1 (	1 (
04	R4 input port (Analog input)	R4 output port	0	0	0	ı	0	0	0
02			ı	ı	ı	ı	ı	1	ı
90			1 (	1	L	ı	1	1	L
07	R7 input port	R7 output port	0	0	0	1	0	0	0
80	R8 input port	R8 output port	0(	0(	0(	ı	0(	0(	ı
60 ;	R9 input port	R9 output port	)	Э	)	ı	)	)	ı
Φ0	-		ı	ı	ļ	ı	ı	ı	ı
08			1	ı	I	ı	I	I	ı
8	A / D Status input		0	ı	ſ	1	ı	0	ſ
0	A / D converted value		0	ı	ı	ı	ı	1	ı
90	\$10, Hold status	-	0	ı	I	ı	ı	0	I
0F		Serial transmit buffer	ı	0	0	1	1	ı	-
10 <sub>H</sub>	Undefined	Hold operation mode control	ı	0	I	ı	ı	1	ı
11	Undefined	1	ı	ı	ı	ı	ı	1	ı
12	Undefined	A / D analog input selector	I	0	ı	ı	ı	1	ı
13	Undefined	A/D start register	ı	0	I	ı	I	I	I
14	Undefined		ı	ı	ı	1	ı	ı	ı
15	Undefined	Watchdog Timer control	ı	0	ı	ı	ı	1	ı
16	Undefined		ı	ı	I	ı	I	I	I
17	Undefined		ı	ı	ı	ı	ı	1	ı
18	Undefined	-	ı	ı	I	i	ı	1	ı
19	Undefined	Interval Timer intrrupt control	ı	0	ı	ı	ı	1	ı
4	Undefined		ı	ſ	ı	ı	ı	1	ı
18	Undefined	-	ı	ı	ļ	1	ı	ı	Ì
7	Undefined	Timer/Counter 1 control	ı	0	ı	1	ı	ı	ı
1	Undefined	Timer/Counter 2 control	ı	0	ı	1	ı	1	ı
世!	Undefined		ı	Ι(	ı	ı	ı	ı	ı
1 <u>F</u>	Undefined	Serial interface control	1		1	t	1.	1	1

"---" means the reserved state. Unavailable for the user programs. Note 1. Note 2.

The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2.

#### 2.2 A/D Converter

The 47C242B has a 8-bit successive approximate type A/D converter and is capable of processing 4 analog inputs.

## 2.2.1 Circuit configuration




Figure 2-4. Block Diagram of A/D Converter

### 2.2.2 Control of A/D converter

The operation of A/D converter is controlled by a command register (OP12, OP13, IP0C, IP0D).

(1) Analog input selector (OP12)

Analog inputs (AIN0 through AIN3) are selected by values of this register.




Figure 2-5. Analog input selector

### (2) Start of A/D conversion (OP13)

A/D conversion is started when ADS is set to "1". After the conversion is started, ADS is cleared by hardware. If the restart is requested during the conversion, the conversion is started again at the time. Analog input voltage is hold by the sample hold circuit.




Figure 2-6. A/D conversion start register

### (3) A/D converter end register (IPOC)

End of conversion flag (EOCF) is a single bit flag showing the end of conversion and is set to "1" when conversion ended. When both upper 4 bits and lower 4 bits of a converted value are read or A/D conversion is started, EOCF is cleared to "0".




Figure 2-7. A/D converter status register

## (4) A/D converted value register (IP0D)

An A/D converted value is read by accessing port address IPOD. An A/D converted value is read by splitting into upper 4 bits and lower 4 bits by a value of LR<sub>0</sub> (LSB of the L-registers).




Figure 2-8. A/D converted value register

#### 2.2.3 How to use A/D converter

Apply positive of analog reference voltage to the VAREF pin and negative to the VSS pin. The A/D conversion is carried out by splitting reference voltage between VAREF and VSS to bit corresponding voltage by a ladder resistor and making a judgement by comparing it with analog input voltage.

#### (1) Start of A/D conversion

Prior to conversion, select one of the analog input AIN0 through AIN3 by the analog input selector. Place output of the analog input, which is to be A/D converted, in the high impedance state by setting "1". If other port is used as an output, be careful not to execute the output instruction for any port during conversion in order to keep accuracy of conversion.

A/D conversion is started by setting ADS (bit 1 of the A/D conversion start register). When conversion ends after 24 instruction cycles, EOCF showing the end of conversion is set to "1".

Analog input voltage is sampled during the following 2 instruction cycles after setting conversion enable.

Note. The sample and hold circuit has capacitor ( $C_A = 12 \text{ pF typ.}$ ) with resistor ( $RA = 5 \text{ k}\Omega$  typ.). See I/O circuitry table. This capacitor should be charged or discharged within 2 instruction cycles.

### (2) Reading of an A/D converted value

After the end of conversion, read an A/D converted value is read by splitting into lower 4 bits and upper 4 bits by the A/D converted value register (IPOD).

Lower 4 bits of the A/D converted value can be read when  $LR_0 = 0$  and upper 4 bits when  $LR_0 = 1$ . Usually an A/D converted value is stored in RAM by an instruction [IN %p, @HL]. Further, if an A/D converted value is read during the conversion, it becomes an indefinite value.

#### (3) A/D conversion with HOLD operation

When the HOLD operation is started during the conversion, the conversion is terminated and an A/D converted value becomes indefinite. Therefore, EOCF is kept clear to "0" after release from the HOLD operation. However, if the HOLD operation is started after the end of A/D conversion (after EOCF has been set), A/D converted value and status of EOCF are held.

Example: Selecting analog input (AIN3), starting A/D conversion, monitoring EOCF and storing lower 4 bits and upper 4 bits of a converted value to RAM [10<sub>H</sub>] and RAM [11<sub>H</sub>] respectively.

	LD	A, #3H	;	Selects analog input (AIN3)
	OUT	A, %OP12		
	LD	A, #1H	;	Start of A/D conversion
	OUT	A, %OP13		
SLOOP:	TEST	%IPOC, 3	;	To wait until EOCF goes to "1"
	В	SL00P		_
	LD	HL, #10H	;	HL ← 10 <sub>H</sub>
	IN	%IPOD, @HL	;	RAM $[10_H] \leftarrow Lower 4 bits$
	INC	L	;	Increment of L registers
	IN	%IPOD, @HL	;	RAM $[11_H] \leftarrow Upper 4 bits$

## 2.3 Watchdog Timer (WDT)

The purpose of the watchdog timer is to detect the malfunction (ranaway) of program due to external noise or other causes and return the operation to the normal condition.

The watchdog timer output is output to R71 must be set to "1". Further, during reset, the output latch of R71 is set to "1", and the watchdog timer becomes disable state.

The initialization at time of runaway will become possible when the  $\overline{\text{WTO}}$  pin and  $\overline{\text{RESET}}$  pin are connected each other.

## 2.3.1 Configuration of Watchdog Timer

The watchdog timer consists of 3-stage binary counter, flip-flop (F/F), and its control circuit. The F/F is set to "1" during reset, and cleared to "0" at the rising edge of the binary counter output.




Figure 2-9. Watchdog Timer

## 2.3.2 Control of watchdog timer

The watchdog timer is controlled by the command register (OP15). This command register is initialized to " $1000_B$ " during reset. The following are procedure to detect the malfunction (runaway) of CPU by the watchdog timer.

- ① At first, detection time of the watchdog timer should be set and binary counter should be cleared.
- ② The watchdog timer should be become enable.
- ③ Binary counter must be cleared before the detection time of the watchdog timer. When the runaway of CPU is taken place for some reason and binary counter is not cleared, the F/F is cleared to "0" at the rising edge of the binary counter and signal of runaway detection is become active (WTO output is "L").

Watchdog Timer control command register (Port address OP15)




Figure 2-10. Command Register

Example: To set the watchdog detection time (221/fc [s]). And to enable the watchdog timer.

```
LD
                             A, #0010B
                                                 ; OP15 \leftarrow 0010<sub>B</sub>
                                                     (Sets WDT detection time. Clears binary counter)
                              A, %OP15
                OUT
                                                 ; OP15 \leftarrow 0110_B (Enables WDT)
                LD
                             A, #0110B
                OUT
                              A, %OP15
Within WDT
detection time
                                                 ; OP15 ← 0110<sub>B</sub> (Clears binary counter)
                LD
                             A, #0110B
               OUT
                              A, %OP15
```

Note. RWT can be operated only clearing to "0". Note that both EWT (Enable Watchdog Timer) and RWT should not be set to "1" at the same time.

#### 2.4 Serial Interface

The 47C242B contain a serial output with 4-bit buffer. In the 47C242B, serial interface is available R91 (SO) pin only. This serial output is shared by R91 pin. For the serial output, the output latch of R91 must be set to "1". Serial clock do not care. However, buzzer driver, easy PWM output, and etc... can be used.

## 2.4.1 Condiguration of Serial Interface




Figure 2-11. Configuration of Serial Interface

### 2.4.2 Control of Serial Interface

The serial output is controlled by the command register (OP1F). The command register is initialized to "0" during reset. The operating status of the serial output can monitor by the status register (IP0E). The status of the  $\overline{HOLD}$  ( $\overline{KEO}$ ) pis is assigned to bit 0 of this status register.




Figure 2-12. Command register / Status register

#### (1) Serial clock

 $fc/2^7$  [Hz] is used for the shift clock (at fc = 4.194304 MHz, the shift clock frequency is 32.768 kHz). The shift clock can not be output on the pin.

When writing data in a program does not catch up the serial clock rate, this device stops the serial clock automatically. Additionally it provides the wait function in which the sift is not occurred until this processing is completed.

## (2) Serial outptut mode

Set the output mode by RM (bit 0 to 2 of the command register). The output mode is set to the command resister then first output data (4-bits) is written to the buffer register OPOF (if the output mode is not set, the data is not written to the buffer register). Then, setting ESIO to "1" starts output. The output data is output to the SO pin synchronization with the serial clock from the LSB side sequentially. When the LSB is output, the output data is moved from the buffer register to the shift register. When the buffer register becomes empty, the buffer empty interrupt (ISIO) to request for the next output data is generated. When the interrupt service program writes the output data to the buffer register, the interrupt request is reset. If no more data is set after the output of the 4-bit data, the serial clock is stopped and the wait state sets in.

To end output, ESIO is cleared to "0" instead of writing the next output data by the buffer empty interruptt service program. When ESIO is cleared, output stops upon output of the currently shifted-out data. The output end can be known by the SIOF state (SIOF goes to "0" upon output end).

Example 1: The data stored in the data memory (addresses is specified by HL register pair) output.

LD A,#0010B
OUT A,%0P1F
OUT @HL,%0P0F
LD A,#1010B
OUT A,%0P1F

Example 2: After stopping the output is written, the operation waits until stopping.

LD A,#0010B
OUT A,%0P1F
SENDC:
TESTP %IP0E,3
B SENDC
:




Figure 2-14. Output Timing with wait

# INPUT / OUTPUT CIRCUITRY

(1) Control pins

The input / output circuitries of the 47C242B control pins are similar to that of the 47C200B.

(2) I/O Ports

The input / output circuitries of the 47C242B I/O ports are shown as below, any one of the circuitries can be chosen by a code (SA-SC) as a mask option.

PORT	I/O	INPL	UT/OUTPUT CIRCUITRY and CC	DDE	REMARKS
К0	Input	SA R	SB  VDD  R <sub>IN</sub> R	SC R R R R R R R R R R R R R R R R R R R	Pull-up / pull-down resistor $R_{IN} = 70 \text{ k}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$
P1 P2	Output				Sink open drain output Initial "Hi-Z" High current I <sub>OL</sub> = 20 mA (typ.)
R4	I/O	C <sub>A</sub>	AIN selector R <sub>A</sub>		Sink open drain output Initial "Hi-Z" $R = 1 \ k\Omega \ (typ.)$ Analog input $R_A = 5 \ k\Omega \ (typ.)$ $C_A = 12 \ pF \ (typ.)$
R7	I/O				Sink open drain output Initial "Hi-Z" $R = 1 \text{ k}\Omega \text{ (typ.)}$
R8 R9	I/O		R R		Sink open drain output Initial "Hi-Z" $Hysteresis\ input$ $R = 1\ k\Omega\ (typ.)$

# **ELECTRICAL CHARACTERISTICS**

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0 V)$ 

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	$V_{DD}$		– 0.3 to 7	V
Input Voltage	V <sub>IN</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>OUT1</sub>	Except sink open drain pin	- 0.3 to V <sub>DD</sub> + 0.3	
Output Voltage	V <sub>OUT2</sub>	Ports P1, P2, R7 to R9	– 0.3 to 10	V
	V <sub>OUT3</sub>	Port R4 (Analog inputs)	- 0.3 to V <sub>DD</sub> + 0.3	
Outrast Comment (Box 4 min)	I <sub>OUT1</sub>	Ports P1, P2	30	
Output Current (Per 1 pin)	I <sub>OUT2</sub>	Ports R4, R7 to R9	3.2	mA
Output Current (Total)	ΣΙ <sub>ΟUT1</sub>	Ports P1, P2	120	mA
Power Dissipation [T <sub>opr</sub> = 70 °C]	PD		600	mW
Soldering Temperature (time)	T <sub>sld</sub>		260 (10 s)	°C
Storage Temperature	T <sub>stg</sub>		– 55 to 125	°C
Operating Temperature	T <sub>opr</sub>		- 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70 \,^{\circ}\text{C})$ 

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
			In the Normal mode	2.7		
Supply Voltage	V <sub>DD</sub>		In the HOLD mode	2.0	Max.  6.0  V <sub>DD</sub> V <sub>DD</sub> ×0.3  V <sub>DD</sub> ×0.25  V <sub>DD</sub> ×0.1  4.2	V
	V <sub>IH1</sub>	Except Hysteresis Input	V >45V	$V_{DD} \times 0.7$		
Input High Voltage	V <sub>IH2</sub>	Hysteresis Input	V <sub>DD</sub> ≧ 4.5 V	V <sub>DD</sub> × 0.75	V <sub>DD</sub>	v
	V <sub>IH3</sub>		V <sub>DD</sub> <4.5 V	V <sub>DD</sub> × 0.9		
	V <sub>IL1</sub>	Except Hysteresis Input	V >45V		$V_{DD} \times 0.3$	
Input Low Voltage	$V_{IL2}$	Hysteresis Input	V <sub>DD</sub> ≥ 4.5 V	0	$V_{DD} \times 0.25$	V
	V <sub>IL3</sub>		V <sub>DD</sub> <4.5 V		V <sub>DD</sub> × 0.1	
Clock Frequency	fc			0.4	4.2	MHz

Note. Input voltage  $V_{IH3}$ ,  $V_{IL3}$ : in the HOLD mode

D.C. CHARACTERISTICS

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70 \text{ °C})$ 

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis Input		_	0.7	_	V
Input Current	I <sub>IN1</sub>	Port K0, TEST, RESET, HOLD	V <sub>DD</sub> = 5.5 V,				
Imput current	I <sub>IN2</sub>	Ports R (open drain)	V <sub>IN</sub> = 5.5 V / 0 V	_		± 2	μΑ
Low Input Current	I <sub>IL</sub>	Ports R (push-pull)	$V_{DD} = 5.5 \text{ V}, \ V_{IN} = 0.4 \text{ V}$	_	_	-2	mA
	R <sub>IN1</sub>	Port K0 with pull-up/pull-down		30	70	150	kΩ
Input Resistance	R <sub>IN2</sub>	RESET		100	220	450	Kaz .
Output Leakage Current	I <sub>LO</sub>	Ports R (open drain)	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = 5.5 \text{ V}$	_	1	2	μA
Output Low Voltage	V <sub>OL2</sub>	Except XOUT, ports P	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	-	0.4	V
Low Output Current	I <sub>OL1</sub>	Ports P1, P2	V <sub>DD</sub> = 4.5 V, V <sub>OL</sub> = 1.0 V	_	20	_	mA
Supply Current (in the Normal mode)	I <sub>DD</sub>		V <sub>DD</sub> = 5.5 V, fc = 4 MHz	_	3	6	mA
Supply Current (in the HOLD mode)	I <sub>DDH</sub>		V <sub>DD</sub> = 5.5 V	_	0.5	10	μΑ

- Note 1. Typ. values show those at  $T_{opr} = 25$  °C,  $V_{DD} = 5$  V.
- Note 2. Input Current  $I_{IN1}$ ; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.
- Note 3. Supply Current  $I_{DD}$ ,  $I_{DDH}$ ;  $V_{IN} = 5.3 \text{ V}/0.2 \text{ V}$ The K0 port is open when the input resistor is contained. The voltage applied to the R port is within the valid range.

A / D CONVERSION CHARACTERISTICS

 $(T_{opr} = -30 \text{ to } 70 \,^{\circ}\text{C})$ 

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Analog Reference Voltage	V <sub>AREF</sub>		V <sub>DD</sub> – 1.5	_	$V_{DD}$	V
Analog Reference Voltage Range	ΔV <sub>AREF</sub>	V <sub>AREF</sub> - V <sub>SS</sub>	3.0	_	_	V
Analog Input Voltage	V <sub>AIN</sub>		V <sub>SS</sub>	_	V <sub>AREF</sub>	V
Analog Supply current	I <sub>REF</sub>		_	0.5	1.0	mA
Nonlinearity Error			_	_	± 1	
Zero Point Error		$V_{DD} = 5.0 \text{ V}, V_{SS} = 0.0 \text{ V}$	_	_	± 1	LSB
Full Scale Error		V <sub>AREF</sub> = 5.000 V	_	_	± 1	LSB
Total Error			_	_	± 2	

A. C. CHARACTERISTICS

(Vss = 0 V,  $V_{DD}$  = 4.5 to 6.0 V,  $T_{opr}$  = -30 to 70 °C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Instruction Cycle Time	t <sub>cy</sub>		1.9	_	20	μS
High level Clock pulse Width	t <sub>WCH</sub>	External clock mode				
Low level Clock pulse Width	t <sub>WCL</sub>	External clock mode	80		_	ns
A/D Sampling Time	t <sub>AIN</sub>	fc = 4 MHz	_	4	_	μs

### **RECOMMENDED OSCILLATING CONDITIONS**

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, T_{opr} = -30 \text{ to } 70 ^{\circ}\text{C})$ 

(1) 4 MHz

**Ceramic Resonator** 

CSA4. 00MG (MURATA)


 $C_{XIN} = C_{XOUT} = 30 pF$ 

KBR-4. 00MS (KYOCERA)

 $C_{XIN} = C_{XOUT} = 30 pF$ 

**Crystal Oscillator** 

204B-6F 4. 0000 (TOYOCOM)  $C_{XIN} = C_{XOUT} = 20 pF$ 




(2) 400 kHz

**Ceramic Resonator** 

CSB400B (MURATA)

 $C_{XIN}$  =  $C_{XOUT}$  = 220 pF,  $R_{XOUT}$  = 6.8  $k\Omega$  $C_{XIN}$  =  $C_{XOUT}$  = 100 pF,  $R_{XOUT}$  = 10  $k\Omega$ 

KBR-400B (KYOCERA)



## **TYPICAL CHARACTERISTICS**

