



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} / BV _{DGS}	R _{DS(ON)} (max)	I _{D(ON)} (min)	V _{GS(th)} (max)	Order Number / Package Die*	
60V	3.0Ω	2A	2.0V	TN1506NW	
100V	3.0Ω	2A	2.0V	TN1510NW	

^{*} Die in wafer form.

Features

- Low threshold 2.0V max.
- ☐ High input impedance
- ☐ Low input capacitance 50pF typical
- → Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Applications

- □ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- ☐ Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage				
Drain-to-Gate Voltage	BV _{DGS}			
Gate-to-Source Voltage	± 20V			
Operating and Storage Temperature	-55°C to +150°C			

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.


10/03/02


Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	TN1510	100			V	$I_D = 1$ mA, $V_{GS} = 0$ V	
		TN1506	60					
V _{GS(th)}	Gate Threshold Voltage		0.6		2.0	V	$V_{GS} = V_{DS}$, $I_D = 0.5 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature			-3.2	-5.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$	
I _{GSS}	Gate Body Leakage				100	nA	$V_{GS} = \pm 20V$, $V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current				10		V _{GS} = 0V, V _{DS} = Max Rating	
					500	μΑ	$V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I _{D(ON)}	ON-State Drain Current		0.75	1.4		А	V _{GS} = 5V, V _{DS} = 25V	
			2.0	3.4			V _{GS} = 10V, V _{DS} = 25V	
R _{DS(ON)}	R _{DS(ON)} Static Drain-to-Source ON-State Resistance			2.0	4.5	Ω	$V_{GS} = 4.5V, I_D = 250mA$	
				1.6	3.0		V _{GS} = 10V, I _D = 500mA	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature			0.6	1.1	%/°C	$I_D = 0.5A, V_{GS} = 10V$	
G _{FS}	Forward Transconductance		225	400		m&	$V_{DS} = 25V, I_{D} = 500mA$	
C _{ISS}	Input Capacitance			50	60	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1 MHz	
C _{OSS}	Common Source Output Capacitance			25	35			
C_{RSS}	Reverse Transfer Capacitance			4.0	8.0		1 – 1 1011 12	
t _{d(ON)}	Turn-ON Delay Time			2.0	5.0			
t _r	Rise Time Turn-OFF Delay Time			3.0	5.0	ns ns	$V_{DD} = 25V$ $I_{D} = 1.0A$ $R_{GEN} = 25\Omega$	
t _{d(OFF)}				6.0	7.0			
t _f	Fall Time			3.0	6.0		GEN - ZOU	
V _{SD}	Diode Forward Voltage Drop			1.0	1.5	V	$I_{SD} = 0.5A, V_{GS} = 0V$	
t _{rr}	Reverse Recovery Time			400		ns	$I_{SD} = 0.5A, V_{GS} = 0V$	

Notes:

Switching Waveforms and Test Circuit





10/03//02

^{1.} All D.C. parameters 100% tested at 25° C unless otherwise stated. (Pulse test: 300μ s pulse, 2% duty cycle.)

^{2.} All A.C. parameters sample tested.