

# TSI-8 8K x 8K Time-Slot Interchanger

## 1 Introduction

The last issue of this data sheet was May, 2002 (This document was previously labeled Advance Information.) A change history is included in [9 Change History on page 25](#). Red change bars have been installed on all text, figures, and tables that were added or changed. All changes to the text are highlighted in red. Changes within figures, and the figure title itself, are highlighted in red, if feasible. Formatting or grammatical changes have not been highlighted. Deleted sections, paragraphs, figures, or tables will be specifically mentioned.

If the reader displays this document in *Acrobat Reader*<sup>®</sup>, clicking on any blue entry in the text will bring the reader to that reference point.

This document describes the hardware interfaces to the Agere Systems Inc. TSI-8 device. Information relevant to the use of the device in a board design is covered. Ball descriptions, dc electrical characteristics, timing diagrams, ac timing parameters, packaging, and operating conditions are included.

### 1.1 Related Documents

More information on the TSI-8 is contained in the following documents:

- TSI-8 Product Description
- TSI-8 Register Description
- TSI-8 Systems Design Guide

## 2 Description

### 2.1 Block Diagram and High-Level Interface Definition




Figure 2-1. Block Diagram and High-Level Interface Definition


## Table of Contents

Contents	Page	Contents	Page
1 Introduction .....	1	Figure 6-13. Typical Receive CHI Timing with 8.192 Mbits/s Data and 8.192 MHz CHICLK.....	20
1.1 Related Documents .....	1	Figure 6-14. Transmit CHI Timing with 8.192 Mbits/s Data and 8.192 MHz CHICLK .....	20
2 Description .....	1	Figure 6-15. CHI 3-State Output Control .....	21
2.1 Block Diagram and High-Level Interface Definition .....	1	Figure 6-16. Microprocessor Port Timing—Read Cycle.....	22
3 Ball Information .....	3	Figure 6-17. Microprocessor Port Timing—Write Cycle.....	23
3.1 Ball Diagram .....	3		
3.2 Package Ball Assignments .....	4		
3.3 Ball Types .....	8		
3.4 Ball Definitions .....	8		
4 Absolute Maximum Ratings .....	11		
4.1 Handling Precautions .....	11		
4.2 ESD Tolerance .....	11		
4.3 Package Thermal Characteristics .....	11		
4.4 Recommended Operating Conditions .....	12		
5 dc Electrical Characteristics .....	13		
6 Timing Diagrams and ac Characteristics .....	14		
7 Outline Diagrams .....	24		
8 Ordering Information .....	25		
9 Change History .....	25		
Figures	Page	Tables	Page
Figure 2-1. Block Diagram and High-Level Interface Definition .....	1	Table 3-1. Package Ball Assignments in Signal Name Order .....	4
Figure 3-1. Package Diagram (Top View) .....	3	Table 3-2. Package Ball Assignments in Ball Number Order (Top View) .....	6
Figure 6-1. CHICLK Timing Specifications .....	14	Table 3-3. Package Ball Assignments in Ball Number Order (Bottom View) (continued).....	7
Figure 6-2. MPUCLK Timing Specifications .....	14	Table 3-4. Ball Types .....	8
Figure 6-3. ac Timing Specification .....	15	Table 3-5. Timing Port.....	8
Figure 6-4. CHI Interface Timing .....	15	Table 3-6. Transmit and Receive Concentration Highways.....	8
Figure 6-5. Typical Receive CHI Timing with 16.384 Mbits/s Data and 16.384 MHz CHICLK... 16	16	Table 3-7. Control Port.....	9
Figure 6-6. Transmit CHI Timing with 16.384 Mbits/s Data and 16.384 MHz CHICLK .....	16	Table 3-8. Initialization and Test Access.....	9
Figure 6-7. Typical Receive CHI Timing with 8.192 Mbits/s Data and 16.384 MHz CHICLK... 17	17	Table 3-9. Power Balls.....	10
Figure 6-8. Transmit CHI Timing with 8.192 Mbits/s Data and 16.384 MHz CHICLK .....	17	Table 4-1. Absolute Maximum Ratings .....	11
Figure 6-9. Typical Receive CHI Timing with 4.096 Mbits/s Data and 16.384 MHz CHICLK... 18	18	Table 4-2. ESD Tolerance.....	11
Figure 6-10. Transmit CHI Timing with 4.096 Mbits/s Data and 16.384 MHz CHICLK .....	18	Table 4-3. Power Consumption .....	11
Figure 6-11. Typical Receive CHI Timing with 2.048 Mbits/s Data and 16.384 MHz CHICLK... 19	19	Table 4-4. Operating Conditions .....	12
Figure 6-12. Transmit CHI Timing with 2.048 Mbits/s Data and 16.384 MHz CHICLK .....	19	Table 5-1. CMOS Inputs .....	13
		Table 5-2. CMOS Outputs .....	13
		Table 5-3. CMOS Bidirectionals (Excluding TXD[31:00]) .....	13
		Table 5-4. CMOS Bidirectionals (TXD[31:00]) .....	13
		Table 6-1. CHICLK Timing Specifications .....	14
		Table 6-2. MPUCLK Timing Specifications .....	14
		Table 6-3. CMOS Output ac Timing Specification * ...	15
		Table 6-4. CHI Interface Timing .....	15
		Table 6-5. CHI 3-State Output Control.....	21
		Table 6-6. Microprocessor Port Timing—Read Cycle .....	22
		Table 6-7. Microprocessor Port Timing—Write Cycle23	
		Table 8-1. Ordering Information .....	25

## **3 Ball Information**

### **3.1 Ball Diagram**

The TSI-8 is housed in a 240-ball plastic ball grid array. Figure 3-1 shows the ball arrangement viewed from the top of the package. The balls are spaced on a 1.0 mm pitch.



**Figure 3-1. Package Diagram (Top View)**

### 3.2 Package Ball Assignments

Table 3-1. Package Ball Assignments in Signal Name Order

Symbol	Ball								
ADDR00	A17	DATA13	P18	RXD11	V7	TXD08	F1	VDD15	D13
ADDR01	A16	DATA14	P17	RXD12	T8	TXD09	G3	VDD15	D14
ADDR02	A15	DATA15	P16	RXD13	U8	TXD10	G2	VDD15	G4
ADDR03	A14	DT	H17	RXD14	V8	TXD11	G1	VDD15	H4
ADDR04	A13	FSYNC	T11	RXD15	U9	TXD12	H2	VDD15	L4
ADDR05	A12	HIZ	R17	RXD16	V9	TXD13	H1	VDD15	M4
ADDR06	A11	INT	H16	RXD17	V10	TXD14	J2	VDD15	R7
ADDR07	A10	MPUCLK	K15	RXD18	U10	TXD15	J1	VDD15	R8
ADDR08	A9	PAR0	R18	RXD19	V11	TXD16	K1	VDD15	R11
ADDR09	A8	PAR1	P15	RXD20	U11	TXD17	K2	VDD15	R12
ADDR10	A7	R/W	J17	RXD21	V12	TXD18	L1	VDD33	C9
ADDR11	A6	RESET	H15	RXD22	U12	TXD19	L2	VDD33	C10
ADDR12	A5	RSV1	F17	RXD23	V13	TXD20	M1	VDD33	C17
ADDR13	A4	RSV2	F18	RXD24	U13	TXD21	M2	VDD33	D9
ADDR14	A3	RSV3	E15	RXD25	V14	TXD22	N1	VDD33	D10
ADDR15	A2	RSV4	E16	RXD26	U14	TXD23	N2	VDD33	E3
AS	J16	RSV5	E17	RXD27	V15	TXD24	N3	VDD33	F3
CHICLK	R16	RSV6	D17	RXD28	U15	TXD25	P1	VDD33	F15
CKSPD0	E18	RSV7	B18	RXD29	T15	TXD26	P2	VDD33	H3
CKSPD1	D16	RSV8	C18	RXD30	V16	TXD27	R1	VDD33	J3
CS	J18	RSV9	D18	RXD31	U16	TXD28	R2	VDD33	K16
DATA00	K18	RSV10	T18	TCK	G17	TXD29	T1	VDD33	P3
DATA01	K17	RSV11	V17	TDI	G16	TXD30	T2	VDD33	R3
DATA02	L18	RXD00	V2	TDO	G18	TXD31	U1	VDD33	T5
DATA03	L17	RXD01	U3	TMS	G15	VDD15	C5	VDD33	T6
DATA04	L16	RXD02	V3	TRSTN	H18	VDD15	C6	VDD33	T9
DATA05	M18	RXD03	U4	TXD00	B1	VDD15	C7	VDD33	T10
DATA06	M17	RXD04	V4	TXD01	C2	VDD15	C12	VDD33	T14
DATA07	M16	RXD05	U5	TXD02	C1	VDD15	C13	VDD33	T17
DATA08	M15	RXD06	V5	TXD03	D2	VDD15	C14	VDDPLL	R14
DATA09	N18	RXD07	U6	TXD04	D1	VDD15	D5	VIO	K3
DATA10	N17	RXD08	V6	TXD05	E2	VDD15	D6	VPRE	T4
DATA11	N16	RXD09	T7	TXD06	E1	VDD15	D7	Vss	A1
DATA12	N15	RXD10	U7	TXD07	F2	VDD15	D12	Vss	A18

**Table 3-1. Package Ball Assignments in Signal Name Order (continued)**

<b>Symbol</b>	<b>Ball</b>	<b>Symbol</b>	<b>Ball</b>	<b>Symbol</b>	<b>Ball</b>	<b>Symbol</b>	<b>Ball</b>
Vss	B2	Vss	C8	Vss	J9	Vss	R4
Vss	B3	Vss	C11	Vss	J10	Vss	R5
Vss	B4	Vss	C15	Vss	J11	Vss	R6
Vss	B5	Vss	C16	Vss	J15	Vss	R9
Vss	B6	Vss	D3	Vss	K4	Vss	R10
Vss	B7	Vss	D4	Vss	K8	Vss	R15
Vss	B8	Vss	D8	Vss	K9	Vss	T3
Vss	B9	Vss	D11	Vss	K10	Vss	T12
Vss	B10	Vss	D15	Vss	K11	Vss	T13
Vss	B11	Vss	E4	Vss	L3	Vss	T16
Vss	B12	Vss	F4	Vss	L8	Vss	U2
Vss	B13	Vss	F16	Vss	L9	Vss	U17
Vss	B14	Vss	H8	Vss	L10	Vss	U18
Vss	B15	Vss	H9	Vss	L11	Vss	V1
Vss	B16	Vss	H10	Vss	L15	Vss	V18
Vss	B17	Vss	H11	Vss	M3	VSSPLL	R13
Vss	C3	Vss	J4	Vss	N4		
Vss	C4	Vss	J8	Vss	P4		

Table 3-2. Package Ball Assignments in Ball Number Order (Top View) (continued)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
<b>A</b>	VSS	ADDR15	ADDR14	ADDR13	ADDR12	ADDR11	ADDR10	ADDR09	ADDR08	ADDR07	ADDR06	ADDR05	ADDR04	ADDR03	ADDR02	ADDR01	ADDR00	VSS	
<b>B</b>	TXD00	VSS	RSV7																
<b>C</b>	TXD02	TXD01	VSS	VSS	VDD15	VDD15	VDD15	VSS	VDD33	VDD33	VSS	VDD15	VDD15	VSS	VSS	VDD33	RSV8		
<b>D</b>	TXD04	TXD03	VSS	VSS	VDD15	VDD15	VDD15	VSS	VDD33	VDD33	VSS	VDD15	VDD15	VSS	CKSPD1	RSV6	RSV9		
<b>E</b>	TXD06	TXD05	VDD33	VSS	—	—	—	—	—	—	—	—	—	—	RSV3	RSV4	RSV5	CKSPD0	
<b>F</b>	TXD08	TXD07	VDD33	VSS	—	—	—	—	—	—	—	—	—	—	VDD33	VSS	RSV1	RSV2	
<b>G</b>	TXD11	TXD10	TXD09	VDD15	—	—	—	—	—	—	—	—	—	—	TMS	TDI	TCK	TDO	
<b>H</b>	TXD13	TXD12	VDD33	VDD15	—	—	—	VSS	VSS	VSS	VSS	—	—	—	RESET	INT	DT	TRSTN	
<b>J</b>	TXD15	TXD14	VDD33	VSS	—	—	—	VSS	VSS	VSS	VSS	—	—	—	VSS	AS	R/W	CS	
<b>K</b>	TXD16	TXD17	VIO	VSS	—	—	—	VSS	VSS	VSS	VSS	—	—	—	MPUCLK	VDD33	DATA01	DATA00	
<b>L</b>	TXD18	TXD19	VSS	VDD15	—	—	—	VSS	VSS	VSS	VSS	—	—	—	VSS	DATA04	DATA03	DATA02	
<b>M</b>	TXD20	TXD21	VSS	VDD15	—	—	—	—	—	—	—	—	—	—	DATA08	DATA07	DATA06	DATA05	
<b>N</b>	TXD22	TXD23	TXD24	VSS	—	—	—	—	—	—	—	—	—	—	DATA12	DATA11	DATA10	DATA09	
<b>P</b>	TXD25	TXD26	VDD33	VSS	—	—	—	—	—	—	—	—	—	—	PAR1	DATA15	DATA14	DATA13	
<b>R</b>	TXD27	TXD28	VDD33	VSS	VSS	VDD15	VDD15	VSS	VSS	VDD15	VDD15	VSSPLL	VDDPLL	VSS	CHICLK	HIZ	PAR0		
<b>T</b>	TXD29	TXD30	VSS	VPRE	VDD33	VDD33	RXD09	RXD12	VDD33	VDD33	FSYNC	VSS	VSS	VDD33	RXD29	VSS	VDD33	RSV10	
<b>U</b>	TXD31	VSS	RXD01	RXD03	RXD05	RXD07	RXD10	RXD13	RXD15	RXD18	RXD20	RXD22	RXD24	RXD26	RXD28	RXD31	VSS	VSS	
<b>V</b>	VSS	RXD00	RXD02	RXD04	RXD06	RXD08	RXD11	RXD14	RXD16	RXD17	RXD19	RXD21	RXD23	RXD25	RXD27	RXD30	RSV11	VSS	

**Table 3-3. Package Ball Assignments in Ball Number Order (Bottom View)**

	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
<b>A</b>	VSS	ADDR00	ADDR01	ADDR02	ADDR03	ADDR04	ADDR05	ADDR06	ADDR07	ADDR08	ADDR09	ADDR10	ADDR11	ADDR12	ADDR13	ADDR14	ADDR15	VSS
<b>B</b>	RSV7	VSS	TXD00															
<b>C</b>	RSV8	VDD33	VSS	VSS	VDD15	VDD15	VDD15	VSS	VDD33	VDD33	VSS	VDD15	VDD15	VDD15	VSS	VSS	TXD01	TXD02
<b>D</b>	RSV9	RSV6	CKSPD1	VSS	VDD15	VDD15	VDD15	VSS	VDD33	VDD33	VSS	VDD15	VDD15	VDD15	VSS	VSS	TXD03	TXD04
<b>E</b>	CKSPD0	RSV5	RSV4	RSV3	—	—	—	—	—	—	—	—	—	—	VSS	VDD33	TXD05	TXD06
<b>F</b>	RSV2	RSV1	VSS	VDD33	—	—	—	—	—	—	—	—	—	—	VSS	VDD33	TXD07	TXD08
<b>G</b>	TDO	TCK	TDI	TMS	—	—	—	—	—	—	—	—	—	—	VDD15	TXD09	TXD10	TXD11
<b>H</b>	TRSTN	DT	INT	RESET	—	—	—	VSS	VSS	VSS	VSS	—	—	—	VDD15	VDD33	TXD12	TXD13
<b>J</b>	CS	R/W	AS	VSS	—	—	—	VSS	VSS	VSS	VSS	—	—	—	VSS	VDD33	TXD14	TXD15
<b>K</b>	DATA00	DATA01	VDD33	MPUCLK	—	—	—	VSS	VSS	VSS	VSS	—	—	—	VSS	VIO	TXD17	TXD16
<b>L</b>	DATA02	DATA03	DATA04	VSS	—	—	—	VSS	VSS	VSS	VSS	—	—	—	VDD15	VSS	TXD19	TXD18
<b>M</b>	DATA05	DATA06	DATA07	DATA08	—	—	—	—	—	—	—	—	—	—	VDD15	VSS	TXD21	TXD20
<b>N</b>	DATA09	DATA10	DATA11	DATA12	—	—	—	—	—	—	—	—	—	—	VSS	TXD24	TXD23	TXD22
<b>P</b>	DATA13	DATA14	DATA15	PAR1	—	—	—	—	—	—	—	—	—	—	VSS	VDD33	TXD26	TXD25
<b>R</b>	PAR0	HIZ	CHICLK	VSS	VDDPLL	VSSPLL	VDD15	VDD15	VSS	VSS	VDD15	VDD15	VSS	VSS	VSS	VDD33	TXD28	TXD27
<b>T</b>	RSV10	VDD33	VSS	RXD29	VDD33	VSS	VSS	FSYNC	VDD33	VDD33	RXD12	RXD09	VDD33	VDD33	VPRE	VSS	TXD30	TXD29
<b>U</b>	VSS	VSS	RXD31	RXD28	RXD26	RXD24	RXD22	RXD20	RXD18	RXD15	RXD13	RXD10	RXD07	RXD05	RXD03	RXD01	VSS	TXD31
<b>V</b>	VSS	RSV11	RXD30	RXD27	RXD25	RXD23	RXD21	RXD19	RXD17	RXD16	RXD14	RXD11	RXD08	RXD06	RXD04	RXD02	RXD00	VSS

### 3.3 Ball Types

This table describes each type of input, output, and I/O ball used on the TSI-8.

**Table 3-4. Ball Types**

Type Label	Description
I	CMOS input, TTL switching thresholds.
I pd	CMOS input, TTL switching thresholds with internal pull-down resistor.
I pu	CMOS input, TTL switching thresholds with internal pull-up resistor.
O	CMOS output.
O od	Open drain output.
I/O	Bidirectional ball; CMOS input with TTL switching thresholds and CMOS output.
None	Analog inputs for external resistors, capacitors, voltage references, etc.
P	Power and ground.

The dc switching and other electrical characteristics are specified later in this document.

### 3.4 Ball Definitions

This section describes the function of each of the device balls. The balls are listed by ball name. Package ball numbers are listed in [Table 3-1](#) of this document. The static parameters (drive currents, switching thresholds, etc.) for each ball type (input, output, etc.) are described in [Table 5-1](#) through [Table 5-4](#).

**Table 3-5. Timing Port**

Ball Name	Type	Name/Description
FSYNC	I	<b>Frame Synchronization.</b> This signal indicates the beginning of a 125 µs frame event (8 kHz). The FSYNC ball can be programmed as active-low or active-high, but its polarity is the same for all concentration highway interfaces (CHI). FSYNC can be sampled on either the positive or negative edge of CHICLK. Time-slot numbers and bit offsets for each CHI are assigned relative to the detection of FSYNC.
CHICLK	I	<b>Clock.</b> This is the master synchronous clock for the transmit and receive concentration highways. The frequency can be 8.192 MHz or 16.384 MHz. It <b>must</b> be at least as fast as the highest CHI data rate.
CKSPD0	I	<b>Clock Speed.</b> Static control input that should be tied according to the frequency of CHICLK. If CHICLK is connected to an 8.192 MHz source, CKSPD0 should be tied to Vss. If CHICLK is connected to a 16.384 MHz source, CKSPD0 should be tied to VDD33.
CKSPD1	I pd	<b>Clock Speed.</b> Reserved, leave disconnected. 20 kΩ pull-down resistor.

**Table 3-6. Transmit and Receive Concentration Highways**

Ball Name	Type	Name/Description
RXD[31:00]	I pd	<b>Receive Data [31:00].</b> Receive concentration highways. These are serial, synchronous data streams which may be individually programmed to operate at 2.048 Mbits/s, 4.096 Mbits/s, 8.192 Mbits/s, or 16.384 Mbits/s. They carry 32, 64, 128, or 256 time slots (respectively) each occupying eight contiguous bits. 20 kΩ pull-down resistor.
TXD[31:00]	I/O	<b>Transmit Data [31:00].</b> Normally these are output concentration highway data streams with data rate options identical to the RXD inputs. These balls can be configured to operate as bidirectional multiplex ports such as H.110. Further information can be found in the system design guide. 20 kΩ resistor connected to VPRE.

**Table 3-7. Control Port**

Ball Name	Type	Name/Description
MPUCLK	I	<b>Processor Clock.</b> This clock is used to sample address, data, and control signals from the microprocessor. This clock must be within the range of 0 MHz—66 MHz. Required for operation.
CS	I	<b>Chip Select.</b> Active-low chip select. This input is held low for the duration of any read or write access to the TSI-8. Required for operation.
AS	I	<b>Address Strobe.</b> Active-low address strobe that is one MPUCLK cycle wide at the start of a microprocessor access cycle to the TSI-8. This is used to initiate a microprocessor access. Required for operation.
R/W	I	<b>Read/Write.</b> Cycle selection. R/W is set high during a read cycle, or set low for a write cycle. Required for operation.
ADDR[15:00]	I pu	<p><b>Address [15:00].</b> ADDR[15] is the most significant bit and ADDR[00] is the least significant bit for addressing all the internal registers during microprocessor access cycles. All addresses are 16-bit word addresses; hence, in a typical application ADDR[00] of the TSI-8 device would be connected to address bit 1 of a byte addressable system address bus. Required for operation. 200 kΩ pull-up resistor.</p> <p><b>Note:</b> The TSI-8 is little-endian; the least significant byte is stored in the lowest address and the most significant byte is stored in the highest address. Care must be exercised in connection to microprocessors that use big-endian byte ordering.</p>
DATA[15:00]	I/O	<b>Data [15:00].</b> Data bus for all transfers between the microprocessor and the internal registers. The balls are inputs during write cycles and outputs during read cycles. DATA[15] is the most significant bit, and DATA[00] is the least significant bit. Required for operation.
PAR[1:0]	I/O	<b>Control Port Parity [1:0].</b> Byte-wide parity bits for data. PAR[1] is the parity for DATA[15:8], and PAR[0] is the parity for DATA[7:0]. The parity sense (even or odd) is application programmable via a register bit in the TSI-8. <b>Not</b> required for operation.
DT	O	<b>Data Transfer Acknowledge.</b> Active-low for one MPUCLK cycle. Indicates that data has been written during write cycles or that data is valid during read cycles. High impedance when CS is a 1 and driven when CS is 0. Required for operation.
INT	O od	<b>Interrupt.</b> This output is asserted low to indicate that an interrupt condition has occurred. This signal remains active-low until the interrupt status register has been cleared or masked.

**Table 3-8. Initialization and Test Access**

Ball Name	Type	Name/Description
RESET	I pu	<b>Reset.</b> Global reset, active-low. Initializes all internal registers to their default state. The reset occurs asynchronously, but RESET should be held low for at least two CHICLK periods. 20 kΩ pull-up resistor.
TCK	I pu	<b>Test Clock.</b> This signal provides timing for the boundary scan and test access port (TAP) controller. Should be static except during boundary-scan testing. 20 kΩ pull-up resistor.
TDI	I pu	<b>Test Data In.</b> Data input for the boundary scan. Sampled on the rising edge of TCK. 20 kΩ pull-up resistor.
TMS	I pu	<b>Test Mode Select (Active-Low).</b> Controls boundary-scan test operations. TMS is sampled on the rising edge of TCK. 20 kΩ pull-up resistor.
TRSTN	I pd	<b>Test Reset (Active-Low).</b> This signal is an asynchronous reset for the TAP controller. 20 kΩ pull-down resistor.
TDO	O	<b>Test Data Out.</b> Updated on the falling edge of TCK. The TDO output is high impedance except when scanning out test data.
HIZ	I pu	<b>Output Enable.</b> All output and bidirectional buffers will be high impedance when this input is low unless boundary scan is enabled (TRSTN = 1). 20 kΩ pull-up resistor.
RSV[11:1]	—	<b>Reserved [11:1].</b> These balls are used by Agere Systems during the manufacturing process. They must be left unconnected.

Table 3-9. Power Balls

Symbol	Type	Name/Description
VDD33	P	<b>I/O Power.</b> Power supply balls for the I/O pads ( $3.3\text{ V} \pm 5\%$ ).
VDD15	P	<b>Core Power.</b> Power supply balls for the core ( $1.5\text{ V} \pm 5\%$ ).
VSS	P	<b>Ground.</b> Common ground balls for $3.3\text{ V}$ and $1.5\text{ V}$ supplies.
VPRE	P	<b>Precharge.</b> Precharge voltage to support H.110 hot insertion on TXD[31:00]. If the device is used in an H.110 hot insertion applications, the signal should be connected to backplane early voltage; otherwise connect this signal to ground.
VIO	P	<b>PCI Buffer Voltage Select.</b> For an H.110 application using TXD[31:00] in a 5 V signaling environment, connect this signal to 5 V. For an H.110 application using TXD[31:00] in a 3 V signaling environment, connect this signal to VDD33. For all other applications, connect this signal to VDD33.
VDDPLL	P	<b>PLL Power.</b> 1.5 V power supply for the internal phase-locked loop. Must include local $0.01\text{ }\mu\text{F}$ capacitor to VSSPLL.
VSSPLL	P	<b>PLL Ground.</b> Isolated ground for the internal phase-locked loop.

## 4 Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

**Table 4-1. Absolute Maximum Ratings**

Parameter	Min	Max	Unit
Supply Voltage (VDD33)	-0.5	4.2	V
Supply Voltage (VDD15)	-0.5	1.8	V
Input Voltage: TXD[31:00] All Other Inputs	-0.5 -0.3	5.5 VDD33 + 0.3	V
Storage Temperature	-40	125	°C
Junction Temperature	—	125	°C

### 4.1 Handling Precautions

Although electrostatic discharge (ESD) protection circuitry has been designed into this device, proper precautions must be taken to avoid exposure to ESD and electrical overstress (EOS) during all handling, assembly, and test operations. Agere employs both a human-body model (HBM) and a charged-device model (CDM) qualification requirement in order to determine ESD-susceptibility limits and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used in each of the models, as defined by JEDEC's JESD22-A114 (HBM) and JESD22-C101 (CDM) standards.

### 4.2 ESD Tolerance

**Table 4-2. ESD Tolerance**

Device	Voltage	Type
TSI-8	2,000 V	HBM (human-body model)
	500 V	CDM (charged-device model)

### 4.3 Package Thermal Characteristics

- $\Theta_{JA} = 24.0 \text{ }^{\circ}\text{C/W}$ .

**Table 4-3. Power Consumption**

Supply Voltage	Typ*	Max
VDD33	100 mW at 3.3 V	150 mW at 3.47 V
VDD15	275 mW at 1.5 V	325 mW at 1.6 V

\*MPUCLK = 66 MHz, CHICLK = 16.384 MHz, TA = 25 °C, all CHIs active, all outputs loaded with 50 pF.

#### **4.4 Recommended Operating Conditions**

Recommended conditions apply unless otherwise specified.

**Table 4-4. Operating Conditions**

<b>Parameter</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Supply Voltage (VDD33)	3.14	3.3	3.47	V
Supply Voltage (VDD15)	1.4	1.5	1.6	V
Ambient Temperature	-40	—	85	°C

## 5 dc Electrical Characteristics

This section describes the static parameters associated with all the ball types used in the TSI-8 device.

**Table 5-1. CMOS Inputs**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Leakage Current	I <sub>IL</sub>	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>D33</sub>	—	—	1*	µA
High-Input Voltage	V <sub>IH</sub>	—	2.0	—	V <sub>D33</sub> + 0.3	V
Low-Input Voltage	V <sub>IL</sub>	—	-0.3	—	0.8	V
Input Capacitance	C <sub>I</sub>	—	—	2.5	—	pF

\* Excludes current due to pull-up or pull-down resistors.

**Table 5-2. CMOS Outputs**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> = -10 mA	—	—	0.4	V
Output Voltage High	V <sub>OH</sub>	I <sub>OL</sub> = 10 mA	2.4	—	—	V
Output Current Low	I <sub>OL</sub>	—	—	—	10	mA
Output Current High	I <sub>OH</sub>	—	—	—	10	mA
Output Capacitance	C <sub>O</sub>	—	—	3	—	pF
HIZ Output Leakage Current	I <sub>OZ</sub>	—	—	—	10	µA

**Table 5-3. CMOS Bidirectionals (Excluding TXD[31:00])**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Leakage Current	I <sub>L</sub>	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>D33</sub>	—	—	11	µA
High-Input Voltage	V <sub>IH</sub>	—	2.0	—	V <sub>D33</sub> + 0.3	V
Low-Input Voltage	V <sub>IL</sub>	—	-0.3	—	0.8	V
Biput Capacitance	C <sub>IB</sub>	—	—	5.0	—	pF
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> = -10 mA	—	—	0.4	V
Output Voltage High	V <sub>OH</sub>	I <sub>OL</sub> = 10 mA	2.4	—	—	V

**Table 5-4. CMOS Bidirectionals (TXD[31:00])**

Parameter	Symbol	Conditions	Min	Max	Unit
Leakage Current	I <sub>L</sub>	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>D33</sub>	—	10	µA
High-Input Voltage	V <sub>IH</sub>	V <sub>IO</sub> = 5.0 V V <sub>IO</sub> = 3.3 V	2.0 0.5 V <sub>D33</sub>	5.5 V <sub>D33</sub> + 0.5	V
Low-Input Voltage	V <sub>IL</sub>	V <sub>IO</sub> = 5.0 V V <sub>IO</sub> = 3.3 V	-0.5 -0.5	0.8 0.3 V <sub>D33</sub>	V
Biput Capacitance	C <sub>IB</sub>	—	—	10	pF
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> = 1.5 mA, V <sub>IO</sub> = 3.3 V I <sub>OL</sub> = 6.0 mA, V <sub>IO</sub> = 5.0 V	— —	0.1 V <sub>D33</sub> 0.55	V
Output Voltage High	V <sub>OH</sub>	I <sub>OL</sub> = -0.5 mA, V <sub>IO</sub> = 3.3 V I <sub>OL</sub> = -2.0 mA, V <sub>IO</sub> = 5.0 V	0.9 V <sub>D33</sub> 2.4	— —	V
Positive-Going Threshold	V <sub>t+</sub>	—	1.2	2.0	V
Negative-Going Threshold	V <sub>t-</sub>	—	0.6	1.6	V
Hysteresis (V <sub>t+</sub> - V <sub>t-</sub> )	V <sub>HYS</sub>	—	0.4	—	V

## 6 Timing Diagrams and ac Characteristics

Figure 6-1 and Figure 6-2 describe the timing specifications for the input clocks on the TSI-8.




Figure 6-1. CHICLK Timing Specifications

Table 6-1. CHICLK Timing Specifications

Parameter	Description	Min	Typ	Max	Unit
t1	CHICLK Rise Time	—	2	7	ns
t2	CHICLK Width (8.192 MHz)*	48.84	—	73.24	ns
t2	CHICLK Width (16.384 MHz)*	24.42	—	36.62	ns
t3	CHICLK Fall Time	—	2	7	ns
t4	CHICLK Period (8.192 MHz)	—	122.07	—	ns
t4	CHICLK Period (16.384 MHz)	—	61.03	—	ns

\* VIH to VIL or VIL to VIH.





Figure 6-2. MPUCLK Timing Specifications

Table 6-2. MPUCLK Timing Specifications

Parameter	Description	Min	Typ	Max	Unit
t5	MPUCLK Rise Time	—	2	7	ns
t6	MPUCLK Width*	6.06	—	—	ns
t7	MPUCLK Fall Time	—	2	7	ns
t8	MPUCLK Period	15.2	—	—	ns

\* VIH to VIL or VIL to VIH.

Figure 6-3 shows the ac timing specifications for the CMOS outputs on the device.




**Figure 6-3. ac Timing Specification**

**Table 6-3. CMOS Output ac Timing Specification \***

Parameter	Description	Min	Typ	Max	Unit
t9	Rise Time (20%—80%)	—	1.5	7	ns
t10	Fall Time (80%—20%)	—	1.5	7	ns

\* Test load = 50 pF (total).



Note: This figure assumes TSI-8 is programmed to sample FSYNC on rising edge of CHICLK.

**Figure 6-4. CHI Interface Timing**


**Table 6-4. CHI Interface Timing**

Parameter	Description	Min	Max	Unit
t13	FSYNC Setup Time to Active CHICLK Edge	10	—	ns
t14	FSYNC Hold Time from Active CHICLK Edge	5	—	ns
t15	RXD Setup to Active CHICLK Edge	10	—	ns
t16	RXD Hold Time from Active CHICLK Edge	5	—	ns
t17	TXD High Z to Data Valid	—	15	ns
t18	TXD Propagation Delay from Active CHICLK Edge	2	12	ns
t19	Transmit Data High Impedance*	—	15	ns

\* Applies if Driver\_Enable\_Control = 01. For Driver\_Enable\_Control = 11 refer to Figure 6-15 CHI 3-State Output Control on page 21.


All timing specifications also apply under the following conditions:

- If FS is active-low.
- If the falling edge of CHICLK is specified as the active edge.
- At all RXD and TxD rates (16.384 Mbits/s, 8.192 Mbits/s, 4.096 Mbits/s, or 2.048 Mbits/s) with a CHICLK frequency of 16.384 MHz or 8.192 MHz.



Note: For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-5. Typical Receive CHI Timing with 16.384 Mbits/s Data and 16.384 MHz CHICLK**




Notes:

1/4 bit offset not valid with 16 Mbits/s data.


For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and sampled by the rising edge of the CHICLK.

**Figure 6-6. Transmit CHI Timing with 16.384 Mbits/s Data and 16.384 MHz CHICLK**




Note: For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-7. Typical Receive CHI Timing with 8.192 Mbits/s Data and 16.384 MHz CHICLK**




Note: For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-8. Transmit CHI Timing with 8.192 Mbits/s Data and 16.384 MHz CHICLK**




Note: For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-9. Typical Receive CHI Timing with 4.096 Mbits/s Data and 16.384 MHz CHICLK**




Note: For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-10. Transmit CHI Timing with 4.096 Mbits/s Data and 16.384 MHz CHICLK**




Note: For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-11. Typical Receive CHI Timing with 2.048 Mbits/s Data and 16.384 MHz CHICLK**




Note: For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-12. Transmit CHI Timing with 2.048 Mbits/s Data and 16.384 MHz CHICLK**



Note: For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-13. Typical Receive CHI Timing with 8.192 Mbits/s Data and 8.192 MHz CHICLK**




Notes:

1/4 bit offset not valid with 8 MHz data and 8 MHz clock.

For this timing diagram, it is assumed that FSYNC has been programmed to be active-high, and to be sampled by the rising edge of the CHICLK.

**Figure 6-14. Transmit CHI Timing with 8.192 Mbits/s Data and 8.192 MHz CHICLK**



**Figure 6-15. CHI 3-State Output Control**

**Table 6-5. CHI 3-State Output Control**

Control in the table below refers to bits [6:4] in the Transmit\_CHI\_Global\_Configuration register (0x0C84). This only applies if bits 13 and 12 of the corresponding Transmit\_CHI\_Control register (0x0C00—0x0C3E) are set to 11. See the TSI-8 Register Description document.

Parameter	Control	Reference Point*	Min	Max*	Unit
t20	000	After Previous Like Edge in 16 MHz	50	59	ns
	001	After Previous Like Edge in 16 MHz	44	53	ns
	010	After Previous Like Edge in 16 MHz	38	47	ns
	011	After Previous Like Edge in 16 MHz	32	41	ns
t21	000	After Previous Opposite Edge in 8 MHz	50	59	ns
	001	After Previous Opposite Edge in 8 MHz	44	53	ns
	010	After Previous Opposite Edge in 8 MHz	38	47	ns
	011	After Previous Opposite Edge in 8 MHz	32	41	ns
t22	100	After Previous Like Edge (8 MHz mode only)	111	120	ns
	101	After Previous Like Edge (8 MHz mode only)	105	114	ns
	110	After Previous Like Edge (8 MHz mode only)	99	108	ns
	111	After Previous Like Edge (8 MHz mode only)	93	102	ns

\* Like edge is the reference edge (rising or falling) as defined by the Transmit\_Clock\_Edge bit in the Transmit\_CHI\_Global\_Configuration (0x0C84) register. See the TSI-8 Register Description document for further details.




Figure 6-16. Microprocessor Port Timing—Read Cycle

Table 6-6. Microprocessor Port Timing—Read Cycle

Parameter	Description	Min	Max	Unit
t23	Address Setup	5	—	ns
t24	Address Hold	1	—	ns
t25	Chip Select Setup	5	—	ns
t26	Chip Select Hold	1	—	ns
t27	Address Strobe Setup	5	—	ns
t28	Address Strobe Hold	1	—	ns
t29	R/W Setup	5	—	ns
t30	R/W Hold	1	—	ns
t31	Data Output Enable	—	15	ns
t32	Data Clock to Valid	1	7	ns
t33	Data High-Impedance	—	8	ns
t34	DT High-Impedance to Valid	1	15	ns
t35	DT Clock to Out	1	7	ns
t36	DT Valid to High-Impedance	1	8	ns




Figure 6-17. Microprocessor Port Timing—Write Cycle


Table 6-7. Microprocessor Port Timing—Write Cycle

Parameter	Description	Min	Max	Unit
t37	Address Setup	5	—	ns
t38	Address Hold	1	—	ns
t39	Chip Select Setup	5	—	ns
t40	Chip Select Hold	1	—	ns
t41	Address Strobe Setup	5	—	ns
t42	Address Strobe Hold	1	—	ns
t43	R/W Setup	5	—	ns
t44	R/W Hold	1	—	ns
t45	Data Setup	5	—	ns
t46	Data Hold	1	—	ns
t47	DT High-Impedance to Valid	1	15	ns
t48	DT Clock to Out	1	7	ns
t49	DT Valid to High-Impedance	1	8	ns

**Note:** Posted writes follow the same timing shown in Figure 6-17 and Table 6-7. A posted write may return a  $\overline{DT}$  prior to the device completing the write cycle. This allows the microprocessor to continue operation while the TSI-8 completes the write.

## 7 Outline Diagrams

Dimensions are in millimeters.



## **8 Ordering Information**

**Table 8-1. Ordering Information**

<b>Device</b>	<b>Part Number</b>	<b>Ball Count</b>	<b>Package</b>	<b>Comcode</b>
TSI-8	TTSI008321BL-2-DB	240	PBGAM1	700046829
	L-TTSI008321BL-2-DB			700078759*

\* Pb-free/RoHS.

## **9 Change History**

On page 1, updated Figure 2-1.

On page 15, deleted 2 sentences at the beginning of the page. (All timing parameters are referenced to VIHmin and VILmax. The reference signal polarity may be inverted for some timing parameters.)

On page 15, updated Figure 6-3, ac Timing Specification.

On page 15, updated Table 6-3. CMOS Output ac Timing Specification \* .

On page 15, under Table 6-4 eliminated the following sentence: All timing specifications are with respect to VIHmin and VILmax as shown in Figure 5.

On page 21, deleted footnote † under Table 6-5 and clarified the remaining footnote.

On page 22, deleted the footnote under Table 6-6.

On page 23, deleted the footnote under Table 6-7.

On page 26, changed the part numbers.

Adobe Acrobat and Acrobat Reader are registered trademarks of Adobe Systems Incorporated.

---

For additional information, contact your Agere Systems Account Manager or the following:

INTERNET: Home: <http://www.agere.com> Sales: <http://www.agere.com/sales>

E-MAIL: [docmaster@agere.com](mailto:docmaster@agere.com)

N. AMERICA: Agere Systems Inc., Lehigh Valley Central Campus, Room 10A-301C, 1110 American Parkway NE, Allentown, PA 18109-9138  
1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)

ASIA: CHINA: (86) 21-54614688 (Shanghai), (86) 755-25881122 (Shenzhen), (86) 10-65391096 (Beijing)  
JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 6741-9855, TAIWAN: (886) 2-2725-5858 (Taipei)

EUROPE: Tel. (44) 1344 296 400

---

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application.  
Agere, Agere Systems, and the Agere logo are registered trademarks of Agere Systems Inc.