
1 GHz QUADRATURE MODULATOR UP

UPC8110GR

FEATURES

- DIRECT MODULATION RANGE: 800 MHz TO 1 GHz
- SUPPLY VOLTAGE RANGE: Vcc = 2.7 V to 3.6 V
- LOW OPERATION CURRENT: 24 mA Typ
- LOW CURRENT SLEEP MODE

FUNCTIONAL BLOCK DIAGRAM



DESCRIPTION

The UPC8110GR is a silicon monolithic integrated circuit designed as a 1 GHz direct quadrature modulator for digital mobile communication systems. The device is manufactured using the NESAT III MMIC process and is housed in a 20 pin plastic SSOP package that contributes to miniaturizing the system. The device has power save function and operates on a 3 V supply voltage for low power consumption.

NEC's stringent quality assurance and test procedures ensure the highest reliability and performance.

ELECTRICAL CHARACTERISTICS (TA = 25°C, Vcc = 3 V, VPs ≥ 2.2 V unless otherwise specified)

	PART NUMBER PACKAGE OUTLINE		UPC8110GR S20			
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	ТҮР	MAX	
lcc	Circuit Current (no signal) VPs ≥ 2.2 V Circuit Current (power save) VPs ≤ 0.5 V	mA μA	15	24	33 10	
Po(SAT)	Maximum Output Power ¹	dBm		-10		
LoL	LO Carrier Leak ¹	dBc		-35	-30	
IмR	Image Rejection ¹	dBc		-40	-30	
IM3 I/Q	I/Q 3rd Order Intermodulation Distortion ¹	dBc		-45	-30	
ZI/QIN	I/Q Input Impedance, single-ended	kΩ		150		
TPS (RISE)	Power Save Rise Time, VPs ≤ 0.5 V to VPs ≥ 2.2 V	μs		2	5	
TPS (FALL)	Power Save Fall Time, VPs \geq 2.2 V to VPs \leq 0.5 V	μs		2	5	

Note:

1. fLOIN = 948 MHz, PLOIN = -10 dBm, f I/Q = 2.625 kHz, V I/Q = VCC/2 (DC)+ 0.5 V p-p (AC).

ABSOLUTE MAXIMUM RATINGS¹ (TA = 25°C)

SYMBOLS	PARAMETERS	UNITS	RATINGS
Vcc	Supply Voltage	V	4.0
Vps	Power Save Voltage	V	4.0
PD	Power Dissipation ²	mW	430
Тор	Operating Temperature	°C	-40 to +85
Tstg	Storage Temperature	°C	-55 to +150

Notes:

1. Operation in excess of any one of these parameters may result in permanent damage.

2. Mounted on a 50 x 50 x 1.6 mm double copper clad epoxy glass PWB (TA = $+85^{\circ}C$).

PIN FUNCTIONS

RECOMMENDED **OPERATING CONDITIONS**

SYMBOLS	PARAMETERS	UNITS	MIN	TYP	MAX
Vcc	Supply Voltage	V	2.7	3.0	3.6
Vps	Power Save Voltage	V	0		Vcc
Тор	Operating Temperature	°C	-40	+25	+85
Plo	LO Input Power Level	dBm		-10	
floin	LO Input Frequency	MHz	800	900	1000
fi/QIN	I/Q Input Frequency	MHz	DC		10
Vi/qin	I/Q Input Voltage	mVp-p			500 ¹
	" <p &t="" onago<="" t="" td=""><td>mVp-p</td><td></td><td></td><td>250²</td></p>	mVp-p			250 ²

Notes:

Single-ended Input.
Differential Input.

Pin No.	Symbol	Supply Voltage (V)	Pin Voltage (V)	Description	Equivalent Circuit
1	LOIN	_	2.6	LO input for the phase shifter.	
2	GND	0	_	Connect to ground with minimum inductance. Track length should be kept as short as possible.	
3	LOIN	_	2.6	Bypass of the LO input. This pin is grounded through a capacitor of approx. 30 pF.	
4	GND	0	_	Connect to ground with minimum inductance. Track length should be kept as short as possible.	
5	Q	Vcc/2*1	_	Input for Q signal. If the I/Q input signals are single-ended, the maximum amplitude of the signal is 500 mVp-p.	
6	Q	Vcc/2*1	_	Input for Q signal. If the I/Q input signals are single-ended, \overline{Q} should be DC biased at Vcc/2. If the I/Q input signals are differen- tial, the maximum amplitude of the signal is 250 mVp-p.	
7		Vcc/2*1	_	Input for I signal. If the I/Q input signals are single-ended, I should be DC biased at Vcc/2. If the I/Q input signals are differen- tial, the maximum amplitude of the signal is 250 mVp-p.	
8	I	Vcc/2*1	_	Input for I signal. If the I/Q input signals are single-ended, the maximum amplitude of the signal is 500 mVp-p.	
9	- GND	0	_	Connect to ground with minimum inductance. Track length should be kept as short as possible.	
10					
11	RFout	_	1.6	Output from the modulator. This is an emitter follower output. Connect approx. 15Ω in series to match to 50Ω .	

PIN FUNCTIONS

Pin No.	Symbol	Supply Voltage	Pin Voltage	Description	Equivalent Circuit
12	GND	0	_	Connect to ground with minimum inductance. Track length should be kept as short as	
13				possible.	
14	Vcc	2.7~ 3.6	_	Supply voltage pin for the modulator. An internal regulator helps keep the device stable against temperature or Vcc variations.	
15 16	GND	0	_	Connect to ground with minimum inductance. Track length should be kept as short as possible.	
17	Power Save	Vps	_	Power save control pin can control the ON/SLEEP state with a bias as follows: VPS (V) STATE 2.0 ~ 3.6 ON 0 ~ 0.8 SLEEP	
18	GND	0		Connect to ground with minimum inductance. Track length should be kept as short as possible.	
19	Vcc	2.7 ~ 3.6		Supply voltage pin for the modulator. An internal regulator helps keep the device stable against temperature or Vcc variations.	
20	GND	0		Connect to ground with minimum inductance. Track length should be kept as short as possible.	


*1: Vcc/2 DC bias must be supplied to I, $\overline{I},$ Q, $\overline{Q}.$

UPC8110GR

EXPLANATION OF INTERNAL FUNCTIONS

Block	Function/Operation	Block Diagram
90° PHASE SHIFTER	Input signal from the LO input is sent to a T-type flip-flop through a frequency doubler. The output signal from the T-type F/F is changed to the same frequency as the LO input with a quadrature phase shift of 0°, 90°, 180°, or 270°. These circuits provide self phase correction for proper quadrature signals.	from LO1in x2 ÷2 F / F
BUFFER AMPLIFIER	Buffer amplifiers for each phase signal are sent to each mixer.	
 MIXER	The signals from the buffer amps are quadrature modulated with two double- balanced mixers. High accurate phase and amplitude inputs are realized to provide excellent image rejection.	
ADDER	Output signals from each mixer are added and sent through a final amplifier.	To MODout

OUTLINE DIMENSIONS (Units in mm)




All dimensions are typical unless otherwise specified.

ORDERING INFORMATION

PARTNUMBER	QTY
UPC8110GR-E1	2.5 K/Reel

INTERNAL BLOCK DIAGRAM



EXCLUSIVE NORTH AMERICAN AGENT FOR NEC RF, MICROWAVE & OPTOELECTRONIC SEMICONDUCTORS CALIFORNIA EASTERN LABORATORIES • Headquarters • 4590 Patrick Henry Drive • Santa Clara, CA 95054-1817 • (408) 988-3500 • Telex 34-6393 • FAX (408) 988-0279 24-Hour Fax-On-Demand: 800-390-3232 (U.S. and Canada only) • Internet: http://WWW.CEL.COM DATA SUBJECT TO CHANGE WITHOUT NOTICE