

# VN750PEP

# HIGH SIDE DRIVER

#### TARGET SPECIFICATION

TYPE	R <sub>DS(on)</sub>	I <sub>OUT</sub>	V <sub>CC</sub>
VN750PEP	60 mΩ	6 A	36 V

- **CMOS COMPATIBLE INPUT**
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (\*)

#### **DESCRIPTION**


The VN750PEP is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.

Active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table). Active current limitation combined with thermal shutdown and automatic restart protect the device against overload.



The device detects open load condition both is on and off state. Output shorted to  $V_{CC}$  is detected in the off state. Device automatically turns off in case of ground pin disconnection.

#### **BLOCK DIAGRAM**




(\*) See application schematic at page 8

October 2003 - Revision 1.2 (Working document)


#### **ABSOLUTE MAXIMUM RATING**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	41	V
- V <sub>CC</sub>	Reverse DC Supply Voltage	-0.3	V
- I <sub>gnd</sub>	DC Reverse Ground Pin Current	-200	mA
I <sub>OUT</sub>	DC Output Current	Internally limited	А
- I <sub>OUT</sub>	Reverse DC Output Current	-6	Α
I <sub>IN</sub>	DC Input Current	+/- 10	mA
I <sub>STAT</sub>	DC Status Current	+/- 10	mA
V <sub>ESD</sub>	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF) - INPUT - STATUS - OUTPUT - V <sub>CC</sub>	4000 4000 5000 5000	V V V
P <sub>tot</sub>	Power Dissipation T <sub>C</sub> =25°C	74	W
Tj	Junction Operating Temperature	Internally limited	°C
T <sub>c</sub>	Case Operating Temperature	- 40 to 150	°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

# **CONNECTION DIAGRAM (TOP VIEW)**



#### **CURRENT AND VOLTAGE CONVENTIONS**



47/

#### **THERMAL DATA**

Symbol	Parameter	Value U	Unit
R <sub>thj-case</sub>	Thermal Resistance Junction-case Max	1.7 °	°C/W
R <sub>thi-amb</sub>	Thermal Resistance Junction-ambient Max	70 (*)	°C/W

<sup>(\*) \*)</sup> When mounted on a standard single-sided FR-4 board with 1 cm $^2$  of Cu (at least 35 $\mu$ m thick) connected to all V $_{CC}$  pins.

# **ELECTRICAL CHARACTERISTICS** (8V<V $_{CC}$ <36V; -40°C<T $_{j}$ <150°C unless otherwise specified) POWER

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Operating Supply Voltage		5.5	13	36	V
V <sub>USD</sub>	Undervoltage Shut-down		3	4	5.5	V
V <sub>USDhyst</sub>	Undervoltage Shut-down Hysteresis			0.5		٧
V <sub>OV</sub>	Overvoltage Shut-down		36			V
р.	On State Resistance	I <sub>OUT</sub> =2A; T <sub>j</sub> =25°C; V <sub>CC</sub> >8V			60	mΩ
R <sub>ON</sub>	On State Resistance	I <sub>OUT</sub> =2A; V <sub>CC</sub> >8V			120	mΩ
		Off State; V <sub>CC</sub> =13V; V <sub>IN</sub> =V <sub>OUT</sub> =0V		10	25	μА
I <sub>S</sub>	Supply Current	Off State; $V_{CC}=13V$ ; $V_{IN}=V_{OUT}=0V$ ; $T_j=25$ °C On State; $V_{CC}=13V$ ; $V_{IN}=5V$ ; $I_{OUT}=0A$		10	20	μА
		On State, VCC=13V, VIN=3V, 1001=0/		2	3.5	mA
I <sub>L(off1)</sub>	Off State Output Current	$V_{IN}=V_{OUT}=0V$	0		50	μA
I <sub>L(off2)</sub>	Off State Output Current	V <sub>IN</sub> =0V; V <sub>OUT</sub> =3.5V	-75		0	μА
I <sub>L(off3)</sub>	Off State Output Current	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=125^{\circ}C$			5	μА
I <sub>L(off4)</sub>	Off State Output Current	$V_{IN} = V_{OUT} = 0V; V_{CC} = 13V; T_j = 25^{\circ}C$			3	μА

# SWITCHING (V<sub>CC</sub>=13V)

Symbol	Parameter	Test Conditions		Тур	Max	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	$R_L$ =6.5Ω from $V_{IN}$ rising edge to $V_{OUT}$ =1.3 $V$		40		μs
t <sub>d(off)</sub>	Turn-off Delay Time	$R_L$ =6.5 $\Omega$ from $V_{IN}$ falling edge to $V_{OUT}$ =11.7 $V$		30		μs
dV <sub>OUT</sub> /dt <sub>(on)</sub>	Turn-on Voltage Slope	$R_L$ =6.5 $\Omega$ from $V_{OUT}$ =1.3 $V$ to $V_{OUT}$ =10.4 $V$		0.5		V/µs
$dV_{OUT}/dt_{(off)}$	Turn-off Voltage Slope	$R_L$ =6.5 $\Omega$ from $V_{OUT}$ =11.7 $V$ to $V_{OUT}$ =1.3 $V$		0.2		V/µs

#### **INPUT PIN**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input Low Level				1.25	V
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> =1.25V	1			μΑ
V <sub>IH</sub>	Input High Level		3.25			V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> =3.25V			10	μΑ
V <sub>hyst</sub>	Input Hysteresis Voltage		0.5			V
V	Input Clamp Voltage	I <sub>IN</sub> =1mA	6	6.8	8	V
V <sub>ICL</sub>	Imput Clamp Voltage	I <sub>IN</sub> =-1mA		-0.7		V

477

# **ELECTRICAL CHARACTERISTICS** (continued)

### STATUS PIN

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>STAT</sub>	Status Low Output Voltage	I <sub>STAT</sub> =1.6mA			0.5	V
I <sub>LSTAT</sub>	Status Leakage Current	Normal Operation; V <sub>STAT</sub> =5V			10	μΑ
C <sub>STAT</sub>	Status Pin Input Capacitance	Normal Operation; V <sub>STAT</sub> =5V			100	pF
V		I <sub>STAT</sub> =1mA	6	6.8	8	V
$V_{SCL}$	Status Clarip Voltage	I <sub>STAT</sub> =-1mA		-0.7		V


### **PROTECTIONS**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
T <sub>TSD</sub>	Shut-down Temperature		150	175	200	°C
T <sub>R</sub>	Reset Temperature		135			°C
T <sub>hyst</sub>	Thermal Hysteresis		7	15		°C
t <sub>SDL</sub>	Status delay in overload condition	T <sub>j</sub> >T <sub>jsh</sub>			20	μs
	Current limitation	9V <v<sub>CC&lt;36V</v<sub>	6	9	15	Α
l <sub>lim</sub>	Current iimitation	5V <v<sub>CC&lt;36V</v<sub>			15	Α
W	Turn-off Output Clamp	1 -2A: V -0V: I -6mH	V41	V - 48	V 55	V
V <sub>demag</sub>	Voltage	I <sub>OUT</sub> =2A; V <sub>IN</sub> =0V; L=6mH	VCC-41	V <sub>CC</sub> -48	V <sub>CC</sub> -55	V


#### **OPENLOAD DETECTION**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
1.	Openload ON State	V <sub>IN</sub> =5V	50	100	200	mΑ
I <sub>OL</sub>	Detection Threshold	VIN-3V	30	100	200	ША
•	Openload ON State	I -0A			200	
t <sub>DOL(on)</sub>	Detection Delay	I <sub>OUT</sub> =0A			200	μs
	Openload OFF State					
V <sub>OL</sub>	Voltage Detection	V <sub>IN</sub> =0V	1.5	2.5	3.5	V
	Threshold					
t <sub>DOL(off)</sub>	Openload Detection Delay at Turn Off				1000	μs






#### OVERTEMP STATUS TIMING



57

# **Switching time Waveforms**



### **TRUTH TABLE**

CONDITIONS	INPUT	OUTPUT	STATUS
Normal Operation	L	L	Н
Tromai operation	Н	Н	Н
	L	L	H
Current Limitation	Н	X	(T <sub>j</sub> < T <sub>TSD</sub> ) H (T <sub>j</sub> > T <sub>TSD</sub> ) L
	Н	X	(T <sub>j</sub> > T <sub>TSD</sub> ) L
Overtemperature	L	L	H
Overtemperature	H	L	L
Undervoltage	L	L	X
Ondervoltage	H	L	X
Overvoltage	L	L	Н
Overvoltage	H	L	H
Output Voltage > V	L	Н	L
Output Voltage > V <sub>OL</sub>	Н	Н	Н
Output Current < I <sub>OI</sub>	L	L	Н
Output Current < I <sub>OL</sub>	Н	Н	L


# ELECTRICAL TRANSIENT REQUIREMENTS ON $\mathbf{V}_{\mathbf{CC}}$ PIN

ISO T/R 7637/1	TEST LEVELS					
Test Pulse	I	II	III	IV	Delays and Impedance	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω	
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω	
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω	
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω	
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω	
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω	

ISO T/R 7637/1	TEST LEVELS RESULTS					
Test Pulse	I	II	III	IV		
1	С	С	С	С		
2	С	С	С	С		
3a	С	С	С	С		
3b	С	С	С	С		
4	С	С	С	С		
5	С	E	E	E		


CLASS	CONTENTS
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 1: Waveforms



47/

#### **APPLICATION SCHEMATIC**



# GND PROTECTION NETWORK AGAINST REVERSE BATTERY

 $\underline{Solution\ 1:}$  Resistor in the ground line (R\_{GND}\ only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{\mbox{\footnotesize{GND}}}$  resistor.

1)  $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$ .

2)  $R_{GND} \ge (-V_{CC}) / (-I_{GND})$ 

where -I<sub>GND</sub> is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC}\!\!<\!\!0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the  $R_{GND}$  will produce a shift  $(I_{S(on)max} \, ^* \, R_{GND})$  in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (DGND) in the ground line.

A resistor ( $R_{GND}$ =1 $k\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (≥600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

#### **LOAD DUMP PROTECTION**

 $D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $V_{CC}$  max DC rating. The same applies if the device will be subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

#### **μC I/Os PROTECTION:**

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu C$  I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os.

 $-V_{CCpeak}$ /I<sub>latchup</sub> ≤ R<sub>prot</sub> ≤ (V<sub>OHμC</sub>-V<sub>IH</sub>-V<sub>GND</sub>) / I<sub>IHmax</sub> Calculation example:

For V<sub>CCpeak</sub>= - 100V and I<sub>latchup</sub>  $\geq$  20mA; V<sub>OH $\mu$ C</sub>  $\geq$  4.5V 5k $\Omega$   $\leq$  R<sub>prot</sub>  $\leq$  65k $\Omega$ .

Recommended  $R_{prot}$  value is  $10k\Omega$ .

47/

#### **OPEN LOAD DETECTION IN OFF STATE**

Off state open load detection requires an external pull-up resistor ( $R_{PU}$ ) connected between OUTPUT pin and a positive supply voltage ( $V_{PU}$ ) like the +5V line used to supply the microprocessor.

The external resistor has to be selected according to the following requirements:

1) no false open load indication when load is connected: in this case we have to avoid  $V_{OUT}$  to be higher than  $V_{Olmin}$ ; this results in the following condition


 $V_{OUT}=(V_{PU}/(R_L+R_{PU}))R_L < V_{Olmin.}$ 

2) no misdetection when load is disconnected: in this case the  $V_{OUT}$  has to be higher than  $V_{OLmax}$ ; this results in the following condition  $R_{PU}$ <( $V_{PU}$ - $V_{OLmax}$ )/  $I_{L(off2)}$ .

Because  $I_{s(OFF)}$  may significantly increase if  $V_{out}$  is pulled high (up to several mA), the pull-up resistor  $R_{PU}$  should be connected to a supply that is switched OFF when the module is in standby.

The values of  $V_{OLmin}$ ,  $V_{OLmax}$  and  $I_{L(off2)}$  are available in the Electrical Characteristics section.

#### Open Load detection in off state





# VN750PEP

Off State Output Current	High Level Input Current	
TBD	TBD	
Input Clamp Voltage	Status Leakage Current	
TBD	TBD	
Status Low Output Voltage	Status Clamp Voltage	
TBD	TBD	

	VN750PE
On State Resistance Vs T <sub>case</sub>	On State Resistance Vs V <sub>CC</sub>
TBD	TBD
Openload On State Detection Threshold	Input High Level
TBD	TBD
Input Low Level	Input Hysteresis Voltage

TBD

TBD

#### VN750PFP


VINTOUPER	
Overvoltage Shutdown	Openload Off State Voltage Detection Threshold
TBD	TBD
Turn-on Voltage Slope	Turn-off Voltage Slope
TBD	
I <sub>lim</sub> Vs T <sub>case</sub>	

TBD

TBD

# PSSO-12<sup>TM</sup> MECHANICAL DATA

DIM.	mm.			
DIWI.	MIN.	TYP	MAX.	
А	1.250		1.620	
A1	0.000		0.100	
A2	1.100		1.650	
В	0.230		0.410	
С	0.190		0.250	
D	4.800		5.000	
E	3.800		4.000	
е		0.800		
Н	5.800		6.200	
h	0.250		0.500	
L	0.400		1.270	
k	00		80	
Х	1.900		2.500	
Υ	3.600		4.200	
ddd			0.100	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

 $\ensuremath{\texttt{©}}$  2003 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

