

### GENERAL DESCRIPTION

The XRK32510 is a high performance, low jitter, low skew clock driver. The XRK32510 uses phase-lock loop (PLL) technology to synthesize the CLK\_IN signal into 10 output signals (QA), synchronized in both phase and frequency. XRK32510 features low skew, low jitter and 50% duty cycle making it a perfect fit in dual in line memory module (DIMM) board clocking, PC133 SDRAM designs and other server applications.


The 10 outputs can be disabled using the Output Enable (OE) pin.

By connecting the Feedback Output (FB\_OUT) signal to the Feedback Input (FB\_IN) signal, the propagation delay from CLK\_IN to the 10 buffered Outputs is nearly zero.

### FEATURES

- Spread Spectrum Clock Compatible
- Operating frequency range: 25MHz to 175MHz
- Low noise
- Low jitter internal PLL
- No external RC filter components required
- Meets or exceeds DPC133 registered DIMM specification 1.1
- Output Enable (OE) pin can be used to disable the CLCK\_OUT pins
- Operating supply of 3.3V VDD
- Plastic 24 Pin TSSOP package


FIGURE 1. BLOCK DIAGRAM OF THE XRK32510



### PRODUCT ORDERING INFORMATION

PRODUCT NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE
XRK32510CG	24 Pin TSSOP	0°C to +70°C

**FIGURE 2. PIN OUT OF THE XRK32510**



**PIN DESCRIPTIONS**

PIN #	PIN NAME	TYPE	PIN DESCRIPTION
1	AGND	****	<b>Analog Ground</b>
2	VDD	****	<b>3.3V Power Supply</b>
10	VDD		
14	VDD		
11	OE	INPUT	<b>Output Enable:</b> "High" = Normal operation, Clock outputs (QA[0:9]) enabled "Low" = Clock outputs (QA[0:9]) disabled
12	FB_OUT	OUTPUT	<b>Feedback Output:</b> When this pin is connected to FB_IN, the propagation delay from CLK_IN to any of the 10 QA pins will be nearly zero.
13	FB_IN	INPUT	<b>Feedback Input</b>
3	QA0	OUTPUT(S)	<b>Buffered Clock Outputs:</b> These 10 outputs provide low-skew, low jitter, 50% duty cycle renditions of CLK_IN
4	QA1		
5	QA2		
8	QA3		
9	QA4		
15	QA5		
16	QA6		
17	QA7		
20	QA8		
21	QA9		
22	VDD	****	<b>3.3V Digital Power Supply</b>
23	AVDD	****	<b>3.3V Analog Supply:</b> If this pin is connected to ground, the PLL is disabled and will be bypassed and the CLK_IN signal will be connected directly to the output buffers of the 10 QA pins.
24	CLK_IN	INPUT	<b>Reference Clock Input</b>

**FUNCTIONAL OPERATION**

INPUTS		OUTPUTS			PLL CONDITION
OE	AVDD	QA[0:9]	FB_OUT	SOURCE	
0	3.3V	0	Driven	PLL	ON
1	3.3V	Driven	Driven	PLL	ON
<b>BUFFER MODE</b>					
0	0	0	Driven	CLK_IN	OFF
1	0	Driven	Driven	CLK_IN	OFF

**ABSOLUTE MAXIMUM RATINGS**

Analog Supply Voltage (AVDD)	AVDD < (VDD + 0.7V)
Supply Voltage (VDD)	4.3V
Logic Inputs	GND- 0.5V to VDD + 0.5V
Ambient Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

**ELECTRICAL CHARACTERISTICS -OUTPUT**

$T_A = 0 - 70^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = 3.3\text{V} \pm 10\%$ ,  $C_L = 20 - 30\text{pF}$ ,  $R_L = 470\Omega$ , (unless otherwise stated)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
$R_{DSP}$	Output Impedance		36		$\Omega$	$V_O = V_{DD}/2$
$R_{DSN}$	Output Impedance		32		$\Omega$	$V_O = V_{DD}/2$
$V_{OH}$	Output High Voltage	2.4	3.0		V	$I_{OH} = -8\text{mA}$
$V_{OL}$	Output Low Voltage		0.2			$I_{OL} = 8\text{mA}$
$I_{OH}$	Output High Current		-33	-13.6	mA	$V_{OH} = 2.4\text{V}$
			-48	-22		$V_{OH} = 2.0\text{V}$
$I_{OL}$	Output Low Current	19	28		mA	$V_{OL} = 0.8\text{V}$
		13	19			$V_{OL} = 0.55\text{V}$
$T_r$	Rise Time <sup>1</sup>	0.5	0.8	2.1	ns	$V_{OH} = 2.0\text{V}$ , $V_{OL} = 0.8\text{V}$
$T_f$	Fall Time <sup>1</sup>	0.5	0.9	2.7	ns	$V_{OL} = 0.8\text{V}$ , $V_{OH} = 2.0\text{V}$
$D_t$	Duty Cycle <sup>1</sup>	45	50	55	%	$V_T = 1.5\text{V}$ , $C_L = 30\text{pF}$
$T_{cyc-cyc}$	Cycle to Cycle Jitter <sup>1</sup>		28.7	100	ps	@66 - 100MHz, loaded outputs
			25	75		@133MHz, loaded outputs
$T_{jABS}$	Absolute Jitter <sup>1</sup>		57		ps	10,000 cycles, $C_L = 30\text{pF}$
$T_{sk}$	Skew <sup>1</sup>		29	150	ps	$V_T = 1.5\text{V}$ (Window) Output to Output
$T_{pe}$	Phase Error <sup>1</sup>	-150		150	ps	$V_T = V_{DD}/2$ , CLK_IN to FB_IN
$T_{pej}$	Phase Error Jitter <sup>1</sup>	-50	35	50	ps	$V_T = V_{DD}/2$ , CLK_IN to FB_IN, Delay Jitter
$D_{R1}$	Delay Input to Output <sup>1</sup>		3.5	3.7	ns	$V_T = 1.5\text{V}$ , PLL Disabled ( $AV_{DD} = 0$ )


**NOTE:**

1. Guaranteed by design, not 100% tested in production


**ELECTRICAL CHARACTERISTICS - INPUT AND SUPPLY***T<sub>A</sub> = 0 - 70°C, VDD= AVDD = 3.3V +/- 10% (unless otherwise stated)*

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
V <sub>IH</sub>	Input High Voltage	2		VDD + 0.3	V	
V <sub>IL</sub>	Input Low Voltage	GND - 0.3		0.8	V	
I <sub>IH</sub>	Input High Current		0.1	100	μA	V <sub>IN</sub> = VDD
I <sub>IL</sub>	Input Low Current		19	50	μA	V <sub>IN</sub> = 0V
I <sub>DD</sub>	Operating Current		140	170	mA	C <sub>L</sub> = 0pF, F <sub>IN</sub> = 66MHz
C <sub>IN</sub>	Input Capacitance		4		pF	Logic Inputs
C <sub>O</sub>	Output Capacitance		8		pF	Logic Outputs

FIGURE 3. PACKAGE OUTLINE DRAWING



SYMBOL	INCHES		MILLIMETERS		REVISIONS			
	MIN	MAX	MIN	MAX	REV	DESCRIPTION	DATE	AG
A	0.033	0.047	0.85	1.20	A	NEW FORMAT	08/16/00	AG
A1	0.002	0.006	0.05	0.15				
A2	0.031	0.041	0.80	1.05				
B	0.007	0.012	0.19	0.30				
C	0.004	0.008	0.09	0.20				
D	0.303	0.311	7.70	7.90				
E	0.169	0.177	4.30	4.50				
e	0.0256 BSC		0.65 BSC					
H	0.248	0.256	6.30	6.50				
L	0.018	0.030	0.45	0.75				
alpha	0°	8°	0°	8°				
beta	7° typ		7° typ					
aaa	-	0.004	-	0.10				



Title: 24 LD TSSOP ( 4.4 mm/0.9 mmt)

Spec. #	Rev.: A	Pkg. Code: G24	Ref.: MO-150
Controlled Dimension: millimeters	Reference Dimension: inches	Scale: Not to Scale	
ECN #:	Date:	Sheet: 1 of 1	

[REV]

**REVISIONS**

REV. #	DATE	DESCRIPTION OF CHANGES
1.0.0	9/23/05	Initial issue.
1.0.1	10/06/05	Product ordering information: Remove "F" product numbers and Lead Free column.

**NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2005 EXAR Corporation

Datasheet October 2005.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.