

TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/L Series

TMP93PW40

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs.
Before use this LSI, refer the section, "Points of Note and Restrictions".
Especially, take care below cautions.

****CAUTION****

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = ($\overline{\text{NMI}}$, INT0), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2, RUN is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Low Voltage/Low Power

CMOS 16-Bit Microcontrollers

TMP93PW40DF

1. Outline and Device Characteristics

The TMP93PW40 is OTP type MCU which includes 128-Kbyte One-time PROM. Using the adapter-socket, you can write and verify the data for TMP93PW40. TMP93PW40 has the same pin-assignment with TMP93CW40 (Mask ROM type).

Writing the program to built-in PROM, the TMP93PW40 operates as the same way with TMP93CW40.




Figure 1.1 Memory Map of TMP93CW40/PW40

MCU	ROM	RAM	Package	Adapter Socket
TMP93PW40DF	OTP 128 Kbytes	4 Kbytes	P-LQFP100-1414-0.50F	BM11129

030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.




Figure 1.2 TMP93PW40 Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for TMP93PW40, their name and outline functions are described below.

2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of TMP93PW40.




Figure 2.1.1 Pin Assignment (100-Pin LQFP)

2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below.

(1) Pin names and functions of TMP93PW40 in MCU mode. (Table 2.2.1 to Table 2.2.4)

Table 2.2.1 Names and Functions in MCU Mode (1/4)

Pin Names	Number of Pins	I/O	Functions
P00 to P07 AD0 to AD7	8	I/O 3 state	Port 0: I/O port that allows I/O to be selected on a bit basis. Address/data (lower) : 0 to 7 for address/data bus.
P10 to P17 AD8 to AD15 A8 to A15	8	I/O 3 state Output	Port 1: I/O port that allows I/O to be selected on a bit basis. Address/data (upper): 8 to 15 for address/data bus. Address: 8 to 15 for address bus.
P20 to P27 A0 to A7 A16 to A23	8	I/O Output Output	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor). Address: 0 to 7 for address bus. Address: 16 to 23 for address bus.
P30 \overline{RD}	1	Output Output	Port 30: Output port. Read: Strobe signal for reading external memory.
P31 \overline{WR}	1	Output Output	Port 31: Output port. Write: Strobe signal for writing data on pins AD0 to AD7.
P32 \overline{HWR}	1	I/O Output	Port 32: I/O port (with pull-up resistor). High write: Strobe signal for writing data on pins AD8 to AD15.
P33 \overline{WAIT}	1	I/O Input	Port 33: I/O port (with pull-up resistor). Wait: Pin used to request CPU bus wait.
P34 \overline{BUSRQ}	1	I/O Input	Port 34: I/O port (with pull-up resistor). Bus request: Signal used to request high impedance for AD0 to AD15, A0 to A23, \overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} , \overline{RAS} , $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$ pins. (for external DMAC)
P35 \overline{BUSAK}	1	I/O Output	Port 35: I/O port (with pull-up resistor). Bus acknowledge: Signal indicating that AD0 to AD15, A0 to A23, \overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} , \overline{RAS} , $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$ pins are at high impedance after receiving \overline{BUSRQ} . (for external DMAC)
P36 R/\overline{W}	1	I/O Output	Port 36: I/O port (with pull-up resistor). Read/write: 1 represents read or dummy cycle; 0, write cycle.
P37 \overline{RAS}	1	I/O Output	Port 37: I/O port (with pull-up resistor). Row address strobe: Outputs \overline{RAS} strobe for DRAM.
P40 $\overline{CS0}$ $\overline{CAS0}$	1	I/O Output Output	Port 40: I/O port (with pull-up resistor). Chip select 0: Outputs 0 when address is within specified address area. Column address strobe 0: Outputs \overline{CAS} strobe for DRAM when address is within specified address area.

Note: With the external DMA controller, this device's built-in memory or built-in I/O cannot be accessed using the \overline{BUSRQ} and \overline{BUSAK} pins.

Table 2.2.2 Names and Functions in MCU Mode (2/4)

Pin Names	Number of Pins	I/O	Functions
P41 $\overline{CS1}$ CAS1	1	I/O Output Output	Port 41: I/O port (with pull-up resistor). Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs \overline{CAS} strobe for DRAM if address is within specified address area.
P42 $\overline{CS2}$ CAS2	1	I/O Output Output	Port 42: I/O port (with pull-down resistor). Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs \overline{CAS} strobe for DRAM if address is within specified address area.
P50 to P57 AN0 to AN7	8	Input Input	Port 5: Input port. Analog input: Input to AD converter.
VREFH	1	Input	Pin for reference voltage input to AD converter (H).
VREFL	1	Input	Pin for reference voltage input to AD converter (L).
P60 to P63 PG00 to PG03	4	I/O Output	Ports 60 to 63: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor). Pattern generator ports: 00 to 03.
P64 to P67 PG10 to PG13	4	I/O Output	Ports 64 to 67: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor). Pattern generator ports: 10 to 13.
P70 TI0	1	I/O Input	Port 70: I/O port (with pull-up resistor). Timer input 0: Timer 0 input.
P71 TO1	1	I/O Output	Port 71: I/O port (with pull-up resistor). Timer output 1: Timer 0 or 1 output.
P72 TO2	1	I/O Output	Port 72: I/O port (with pull-up resistor). PWM output 2: 8-bit PWM timer 2 output.
P73 TO3	1	I/O Output	Port 73: I/O port (with pull-up resistor). PWM output 3: 8-bit PWM timer 3 output.
P80 TI4 INT4	1	I/O Input Input	Port 80: I/O port (with pull-up resistor). Timer input 4: Timer 4 count/capture trigger signal input. Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge.
P81 TI5 INT5	1	I/O Input Input	Port 81: I/O port (with pull-up resistor). Timer input 5: Timer 4 count/capture trigger signal input. Interrupt request pin 5: Interrupt request pin with rising edge.
P82 TO4	1	I/O Output	Port 82: I/O port (with pull-up resistor). Timer output 4: Timer 4 output pin.
P83 TO5	1	I/O Output	Port 83: I/O port (with pull-up resistor). Timer output 5: Timer 4 output pin.

Table 2.2.3 Names and Functions in MCU Mode (3/4)

Pin names	Number of pins	I/O	Functions
P84 TI6 INT6	1	I/O Input Input	Port 84: I/O port (with pull-up resistor). Timer input 6: Timer 5 count/capture trigger signal input. Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge.
P85 TI7 INT7	1	I/O Input Input	Port 85: I/O port (with pull-up resistor). Timer input 7: Timer 5 count/capture trigger signal input. Interrupt request pin 7: Interrupt request pin with rising edge.
P86 TO6	1	I/O Output	Port 86: I/O port (with pull-up resistor). Timer output 6: Timer 5 output pin.
P87 INT0	1	I/O Input	Port 87: I/O port (with pull-up resistor). Interrupt request pin 0: Interrupt request pin with programmable level/rising edge.
P90 TXD0	1	I/O Output	Port 90: I/O port (with pull-up resistor). Serial send data 0.
P91 RXD0	1	I/O Input	Port 91: I/O port (with pull-up resistor). Serial receive data 0.
P92 $\overline{\text{CTS0}}$ SCLK0	1	I/O Input I/O	Port 92: I/O port (with pull-up resistor). Serial data send enable 0 (Clear to send). Serial clock I/O 0.
P93 TXD1	1	I/O Output	Port 93: I/O port (with pull-up resistor). Serial send data 1.
P94 RXD1	1	I/O Input	Port 94: I/O port (with pull-up resistor). Serial receive data 1.
P95 SCLK1	1	I/O I/O	Port 95: I/O port (with pull-up resistor). Serial clock I/O 1.
PA0 to PA6	7	I/O	Port A: I/O ports.
PA7 SCOUT	1	I/O Output	Port A7: I/O port. System clock output: Outputs system clock or 1/2 oscillation clock for synchronizing to external circuit.
$\overline{\text{WDTOUT}}$	1	Output	Watchdog timer output pin.
$\overline{\text{NMI}}$	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output: Outputs "system clock $\div 2$ " clock. Pulled-up during reset. Can be set to output disable for reducing noise.
$\overline{\text{EA}}$	1	Input	External access: "1" should be inputted with TMP93PW40.

Table 2.2.4 Names and Functions in MCU Mode (4/4)

Pin Names	Number of Pins	I/O	Functions
AM8/ $\overline{\text{AM16}}$	1	Input	Address mode: Selects external data bus width. "1" should be inputted. The data bus width for external access is set by chip select/wait control register, port 1 control register.
ALE	1	Output	Address latch enable Can be set to output disable for reducing noise.
$\overline{\text{RESET}}$	1	Input	Reset: Initializes LSI. (with pull-up resistor)
X1/X2	2	Input/Output	High-frequency oscillator connecting pin.
XT1	1	Input	Low-frequency oscillator connecting pin.
P96		I/O	Port 96: I/O port (open-drain output).
XT2	1	Output	Low-frequency oscillator connecting pin.
P97		I/O	Port 97: I/O port (open-drain output).
TEST1/TEST2	2	Output/Input	TEST1 should be connected with TEST2 pin. Do not connect to any other pins.
VCC	3		Power supply pin.
VSS	3		GND pin (0 V).
AVCC	1		Power supply pin for AD converter.
AVSS	1		GND pin for AD converter (0 V).

Note: Pull-up/pull-down resistor can be released from the pin by software (except $\overline{\text{RESET}}$ pin).

(2) PROM mode

Table 2.2.5 Names and Functions of PROM Mode

Pin Function	Pin Number	Input/Output	Function	Pin Name (MCU Mode)
A7 to A0	8	Input	Memory address of program	P27 to P20
A15 to A8	8	Input		P17 to P10
A16	1	Input		P33
D7 to D0	8	I/O	Memory data of program	P07 to P00
\overline{CE}	1	Input	Chip enable	P32
\overline{OE}	1	Input	Output control	P30
PGM	1	Input	Program control	P31
VPP	1	Power supply	12.75 V/5 V (Power supply of program)	\overline{EA}
VCC	4	Power supply	6.25 V/5 V	VCC, AVCC
VSS	4	Power supply	0 V	VSS, AVSS
Pin Function	Pin Number	Input/Output	Disposal of Pin	
P34	1	Input	Fix to low level (security pin)	
\overline{RESET}	1	Input	Fix to low level (PROM mode)	
CLK	1	Input		
ALE	1	Output	Open	
X1	1	Input	Crystal	
X2	1	Output		
P42 to P40 P37 to P35 AM8/ AM16	7	Input	Fix to high level	
TEST1, TEST2	2	Input/Output	TEST1 should be connected with TEST2 pin. Do not connect to any other pins.	
P57 to P50 P67 to P60 P73 to P70 P87 to P80 P97 to P90 PA7 to PA0 VREFH VREFL \overline{NMI} WDTOUT	48	I/O	Open	

3. Operation

This section describes in blocks the functions and basic operations of TMP93PW40.

The TMP93PW40 has ROM in place of the mask ROM which is included in the TMP93CW40. The other configuration and functions are the same as the TMP93CW40. Regarding the function of the TMP93PW40, which is not described herein, see the TMP93CW40.

The TMP93PW40 has two operational modes: MCU mode and PROM mode.

3.1 MCU Mode

(1) Mode setting and function

The MCU mode is set by opening the CLK pin (Output status). In the MCU mode, the operation is same as TMP93CW40.

3.2 Memory Map

Figure 3.2.1 are memory map of the TMP93PW40.




Figure 3.2.1 Memory Map

3.3 PROM Mode

(1) Mode setting and function

PROM mode is set by setting the $\overline{\text{RESET}}$ and CLK pins to the “L” level. The programming and verification for the internal PROM is achieved by using a general PROM programmer with the adaptor socket.

a. OTP adaptor

BM11129: TMP93PS40DF, TMP93PW40DF adaptors

b. Setting OTP adaptor

Set the switch (SW1) to N side.

c. Setting PROM programmer

i) Set PROM type to TC571000D.

Size: 1 Mbits (128 K × 8 bits)

VPP: 12.75 V

tpw: 100 μs

The electric signature mode (Hereinafter referred to as “signature”.) is not supported. Therefore if signature is used, the device is damaged because 12.75 V is applied to A9 of address. Do not use signature.

ii) Transferring the data (copy)

In TMP93PW40, PROM is placed on addresses 00000 to 1FFFFH in PROM mode, and addresses 08000H to 27FFFH in MCU mode. Therefore data should be transferred to addresses 00000 to 1FFFFH in PROM mode using the object converter (tuconv) or the block transfer mode (see instruction manual of PROM programmer.) or making the object data.

iii) Setting the programming address

Start address: 00000H

End address: 1FFFFH

d. Programming

Program/verify according to the procedures of PROM programmer.




Figure 3.3.1 PROM Mode Pin Setting

(2) Programming flow chart

The programming mode is set by applying 12.75 V (programming voltage) to the VPP pin when the following pins are set as follows,

(VCC: 6.25 V, $\overline{\text{RESET}}$: "L" level, CLK: "L" level).

While address and data are fixed and $\overline{\text{CE}}$ pin is set to "L" level, 0.1 ms of "L" level pulse is applied to $\overline{\text{PGM}}$ pin to program the data.

Then the data in the address is verified.

If the programmed data is incorrect, another 0.1 ms pulse is applied to $\overline{\text{PGM}}$ pin.

This programming procedure is repeated until correct data is read from the address. (25 times maximum)

Subsequently, all data are programmed in all addresses.

The verification for all data is done under the condition of $V_{PP} = V_{CC} = 5\text{ V}$ after all data were written.

Figure 3.3.2 shows the programming flow chart.

High Speed Program Writing




Figure 3.3.2 Flow Chart

(3) Security bit

The TMP93PW40 has a security bit.

If the security bit is programmed to “0”, the content of the PROM can not be read in PROM mode.

(Outputs data FFH)

How to program the security bit.

The difference from the programming procedures described in section 3.3 (1) are follows.

a. Setting OTP adapter

Set the switch (SW1) to S side.

b. Setting PROM programmer

ii) Transferring the data

iii) Setting programming address

The security bit is in bit 0 of address 00000H.

Set the start address 00000H and the end address 00000H.

Set the data FEH at the address 00000H.

4. Electrical Characteristics

4.1 Maximum Ratings (TMP93PW40DF)

"X" used in an expression shows a frequency of clock f_{PH} selected by SYSCR1<SYSCK>. If a clock gear or a low speed oscillator is selected, a value of "X" is different. The value in an example is calculated at fc, gear = 1/fc (SYSCR1 < SYSCK, GEAR2:0 > = "0000").

Parameter	Symbol	Rating	Unit
Power supply voltage	V _{CC}	-0.5 to 6.5	V
Input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
Output current (total)	ΣI _{OL}	120	mA
Output current (total)	ΣI _{OH}	-80	mA
Power dissipation (Ta = 85°C)	P _D	600	mW
Soldering temperature (10 s)	T _{SOLDER}	260	°C
Storage temperature	T _{STG}	-65 to 150	°C
Operating temperature	T _{OPR}	-40 to 85	°C

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2)

Ta = -40 to 85°C

Parameter		Symbol	Condition		Min	Typ. (Note)	Max	Unit
Power supply voltage (AV _{CC} = V _{CC} AV _{CC} = V _{SS} = 0 V)		V _{CC}	fc = 4 to 20 MHz	fs = 30 to 34 kHz	4.5		5.5	V
			fc = 4 to 12.5 MHz		2.7			
Input low voltage	AD0 to AD15	V _{IL}	V _{CC} ≥ 4.5 V		-0.3		0.8	V
			V _{CC} < 4.5 V				0.6	
	Port 2 to port A (except P87)	V _{IL1}	V _{CC} = 2.7 to 5.5 V				0.3 V _{CC}	
	RESET, NMI, INT0	V _{IL2}					0.25 V _{CC}	
	EA, AM8/AM16	V _{IL3}					0.3	
X1	V _{IL4}				0.2 V _{CC}			
Input high voltage	AD0 to AD15	V _{IH}	V _{CC} ≥ 4.5 V		2.2		V _{CC} + 0.3	V
			V _{CC} < 4.5 V		2.0			
	Port 2 to port A (except P87)	V _{IH1}	V _{CC} = 2.7 to 5.5 V			0.7 V _{CC}		
	RESET, NMI, INT0	V _{IH2}				0.75 V _{CC}		
	EA, AM8/AM16	V _{IH3}				V _{CC} - 0.3		
X1	V _{IH4}				0.8 V _{CC}			
Output low voltage		V _{OL}	I _{OL} = 1.6 mA (V _{CC} = 2.7 to 5.5 V)				0.45	V
Output high voltage		V _{OH1}	I _{OH} = -400 μA (V _{CC} = 3 V ± 10%)		2.4			
		V _{OH2}	I _{OH} = -400 μA (V _{CC} = 5 V ± 10%)		4.2			

Note: Typical values are for Ta = 25°C and V_{CC} = 5 V unless otherwise noted.

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note 1)	Max	Unit
Darlington drive current (8 output pins max)	I_{DAR} (Note 2)	$V_{EXT} = 1.5\text{ V}$ $R_{EXT} = 1.1\text{ k}\Omega$ (when $V_{CC} = 5\text{ V} \pm 10\%$)	-1.0		-3.5	mA
Input leakage current	I_{LI}	$0.0 \leq V_{IN} \leq V_{CC}$		0.02	± 5	μA
Output leakage current	I_{LO}	$0.2 \leq V_{IN} \leq V_{CC} - 0.2$		0.05	± 10	
Powerdown voltage (at STOP, RAM back-up)	V_{STOP}	$V_{IL2} = 0.2 V_{CC}$, $V_{IH2} = 0.8 V_{CC}$	2.0		6.0	V
$\overline{\text{RESET}}$ pull-up resistor	R_{RST}	$V_{CC} = 5\text{ V} \pm 10\%$	50		150	k Ω
		$V_{CC} = 3\text{ V} \pm 10\%$	80		200	
Pin capacitance	C_{IO}	$f_c = 1\text{ MHz}$			10	pF
Schmitt width $\overline{\text{RESET}}$, $\overline{\text{NMI}}$, INT0	V_{TH}		0.4	1.0		V
Programmable pull-down resistor	R_{KL}	$V_{CC} = 5\text{ V} \pm 10\%$	10		80	k Ω
		$V_{CC} = 3\text{ V} \pm 10\%$	30		150	
Programmable pull-up resistor	R_{KH}	$V_{CC} = 5\text{ V} \pm 10\%$	50		150	
		$V_{CC} = 3\text{ V} \pm 10\%$	100		300	
NORMAL (Note 3)	I_{CC}	$V_{CC} = 5\text{ V} \pm 10\%$ $f_c = 20\text{ MHz}$		19	25	mA
NORMAL2 (Note 4)				24	30	
RUN				17	25	
IDLE2				10	15	
IDLE1				3.5	5	
NORMAL (Note 3)		$V_{CC} = 3\text{ V} \pm 10\%$ $f_c = 12.5\text{ MHz}$ (Typ. : $V_{CC} = 3.0\text{ V}$)		6.5	10	mA
NORMAL2 (Note 4)				9.5	13	
RUN				5.0	9	
IDLE2				3.0	5	
IDLE1				0.8	1.5	
SLOW (Note 3)		$V_{CC} = 3\text{ V} \pm 10\%$ $f_s = 32.768\text{ kHz}$ (Typ. : $V_{CC} = 3.0\text{ V}$)		20	45	μA
RUN				16	40	
IDLE2				10	30	
IDLE1				5	25	
STOP					0.2	
				20	μA	
				50		

Note 1: Typical values are for $T_a = 25^\circ\text{C}$ and $V_{CC} = 5\text{ V}$ unless otherwise noted.

Note 2: I_{DAR} is guaranteed for total of up to 8 ports.

Note 3: The condition of measurement of I_{CC} (NORMAL/SLOW).

Only CPU operates. Output ports are open and Input ports fixed.

Note 4: The condition of measurement of I_{CC} (NORMAL 2).

CPU and all peripherals operate. Output ports are open and input ports fixed.

4.3 AC Characteristics

(1) $V_{CC} = 5\text{ V} \pm 10\%$

No.	Parameter	Symbol	Variable		16 MHz		20 MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	Osc. period (= x)	t_{OSC}	50	31250	62.5		50		ns
2	CLK pulse width	t_{CLK}	$2x - 40$		85		60		ns
3	A0 to A23 valid → CLK hold	t_{AK}	$0.5x - 20$		11		5		ns
4	CLK valid → A0 to A23 hold	t_{KA}	$1.5x - 70$		24		5		ns
5	A0 to A15 valid → ALE fall	t_{AL}	$0.5x - 15$		16		10		ns
6	ALE fall → A0 to A15 hold	t_{LA}	$0.5x - 20$		11		5		ns
7	ALE high pulse width	t_{LL}	$x - 40$		23		10		ns
8	ALE fall → \overline{RD} / \overline{WR} fall	t_{LC}	$0.5x - 25$		6		0		ns
9	\overline{RD} / \overline{WR} rise → ALE rise	t_{CL}	$0.5x - 20$		11		5		ns
10	A0 to A15 valid → \overline{RD} / \overline{WR} fall	t_{ACL}	$x - 25$		38		25		ns
11	A0 to A23 valid → \overline{RD} / \overline{WR} fall	t_{ACH}	$1.5x - 50$		44		25		ns
12	\overline{RD} / \overline{WR} rise → A0 to A23 hold	t_{CA}	$0.5x - 25$		6		0		ns
13	A0 to A15 valid → D0 to D15 input	t_{ADL}		$3.0x - 55$		133		95	ns
14	A0 to A23 valid → D0 to D15 input	t_{ADH}		$3.5x - 65$		154		110	ns
15	\overline{RD} fall → D0 to D15 input	t_{RD}		$2.0x - 60$		65		40	ns
16	\overline{RD} low pulse width	t_{RR}	$2.0x - 40$		85		60		ns
17	\overline{RD} rise → D0 to D15 hold	t_{HR}	0		0		0		ns
18	\overline{RD} rise → A0 to A15 output	t_{RAE}	$x - 15$		48		35		ns
19	\overline{WR} low pulse width	t_{WW}	$2.0x - 40$		85		60		ns
20	D0 to D15 valid → \overline{WR} rise	t_{DW}	$2.0x - 55$		70		45		ns
21	\overline{WR} rise → D0 to D15 hold	t_{WD}	$0.5x - 15$		16		10		ns
22	A0 to A23 valid → \overline{WAIT} input $\left[\begin{smallmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{smallmatrix} \right]$	t_{AWH}		$3.5x - 90$		129		85	ns
23	A0 to A15 valid → \overline{WAIT} input $\left[\begin{smallmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{smallmatrix} \right]$	t_{AWL}		$3.0x - 80$		108		70	ns
24	\overline{RD} / \overline{WR} fall → \overline{WAIT} hold $\left[\begin{smallmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{smallmatrix} \right]$	t_{CW}	$2.0x + 0$		125		100		ns
25	A0 to A23 valid → Port input	t_{APH}		$2.5x - 120$		36		5	ns
26	A0 to A23 valid → Port hold	t_{APH2}	$2.5x + 50$		206		175		ns
27	\overline{WR} rise → Port valid	t_{CP}		200		200		200	ns
28	A0 to A23 valid → \overline{RAS} fall	t_{ASRH}	$1.0x - 40$		23		10		ns
29	A0 to A15 valid → \overline{RAS} fall	t_{ASRL}	$0.5x - 15$		16		10		ns
30	\overline{RAS} fall → D0 to D15 input	t_{RAC}		$2.5x - 70$		86		55	ns
31	\overline{RAS} fall → A0 to A15 hold	t_{RAH}	$0.5x - 15$		16		10		ns
32	\overline{RAS} low pulse width	t_{RAS}	$2.0x - 40$		85		60		ns
33	\overline{RAS} high pulse width	t_{RP}	$2.0x - 40$		85		60		ns
34	\overline{CAS} fall → \overline{RAS} rise	t_{RSH}	$1.0x - 40$		23		10		ns
35	\overline{RAS} rise → \overline{CAS} rise	t_{RSC}	$0.5x - 25$		6		0		ns
36	\overline{RAS} fall → \overline{CAS} fall	t_{RCD}	$1.0x - 40$		23		10		ns
37	\overline{CAS} fall → D0 to D15 input	t_{CAC}		$1.5x - 65$		29		10	ns
38	\overline{CAS} low pulse width	t_{CAS}	$1.5x - 30$		64		40		ns

AC measuring conditions

- Output level: High 2.2 V/Low 0.8 V, $C_L = 50\text{ pF}$
(However $C_L = 100\text{ pF}$ for AD0 to AD15, A0 to A23, ALE, \overline{RD} , \overline{WR} , \overline{HWR} , $\overline{R/\overline{W}}$, CLK, \overline{RAS} , $\overline{CAS0}$ to $\overline{CAS2}$)
- Input level: High 2.4 V/Low 0.45 V (AD0 to AD15)
High 0.8 V_{CC} /Low 0.2 V_{CC} (Except for AD0 to AD15)


(2) $V_{CC} = 3 V \pm 10\%$

No.	Parameter	Symbol	Variable		12.5 MHz		Unit
			Min	Max	Min	Max	
1	Osc. period (= x)	t_{OSC}	80	31250	80		ns
2	CLK pulse width	t_{CLK}	$2x - 40$		120		ns
3	A0 to A23 valid \rightarrow CLK hold	t_{AK}	$0.5x - 30$		10		ns
4	CLK valid \rightarrow A0 to A23 hold	t_{KA}	$1.5x - 80$		40		ns
5	A0 to A15 valid \rightarrow ALE fall	t_{AL}	$0.5x - 35$		5		ns
6	ALE fall \rightarrow A0 to A15 hold	t_{LA}	$0.5x - 35$		5		ns
7	ALE high pulse width	t_{LL}	$x - 60$		20		ns
8	ALE fall \rightarrow $\overline{RD} / \overline{WR}$ fall	t_{LC}	$0.5x - 35$		5		ns
9	$\overline{RD} / \overline{WR}$ rise \rightarrow ALE rise	t_{CL}	$0.5x - 40$		0		ns
10	A0 to A15 valid \rightarrow $\overline{RD} / \overline{WR}$ fall	t_{ACL}	$x - 50$		30		ns
11	A0 to A23 valid \rightarrow $\overline{RD} / \overline{WR}$ fall	t_{ACH}	$1.5x - 50$		70		ns
12	$\overline{RD} / \overline{WR}$ rise \rightarrow A0 to A23 hold	t_{CA}	$0.5x - 40$		0		ns
13	A0 to A15 valid \rightarrow D0 to D15 input	t_{ADL}		$3.0x - 110$		130	ns
14	A0 to A23 valid \rightarrow D0 to D15 input	t_{ADH}		$3.5x - 125$		155	ns
15	\overline{RD} fall \rightarrow D0 to D15 input	t_{RD}		$2.0x - 115$		45	ns
16	\overline{RD} low pulse width	t_{RR}	$2.0x - 40$		120		ns
17	\overline{RD} rise \rightarrow D0 to D15 hold	t_{HR}	0		0		ns
18	\overline{RD} rise \rightarrow A0 to A15 output	t_{RAE}	$x - 25$		55		ns
19	\overline{WR} low pulse width	t_{WW}	$2.0x - 40$		120		ns
20	D0 to D15 valid \rightarrow \overline{WR} rise	t_{DW}	$2.0x - 120$		40		ns
21	\overline{WR} rise \rightarrow D0 to D15 hold	t_{WD}	$0.5x - 40$		0		ns
22	A0 to A23 valid \rightarrow \overline{WAIT} input $\left[\begin{smallmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{smallmatrix} \right]$	t_{AWH}		$3.5x - 130$		150	ns
23	A0 to A15 valid \rightarrow \overline{WAIT} input $\left[\begin{smallmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{smallmatrix} \right]$	t_{AWL}		$3.0x - 100$		140	ns
24	$\overline{RD} / \overline{WR}$ fall \rightarrow \overline{WAIT} hold $\left[\begin{smallmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{smallmatrix} \right]$	t_{CW}	$2.0x + 0$		160		ns
25	A0 to A23 valid \rightarrow Port input	t_{APH}		$2.5x - 195$		5	ns
26	A0 to A23 valid \rightarrow Port hold	t_{APH2}	$2.5x + 50$		250		ns
27	\overline{WR} rise \rightarrow Port valid	t_{CP}		200		200	ns
28	A0 to A23 valid \rightarrow \overline{RAS} fall	t_{ASRH}	$1.0x - 60$		20		ns
29	A0 to A15 valid \rightarrow \overline{RAS} fall	t_{ASRL}	$0.5x - 40$		0		ns
30	\overline{RAS} fall \rightarrow D0 to D15 input	t_{RAC}		$2.5x - 90$		110	ns
31	\overline{RAS} fall \rightarrow A0 to A15 hold	t_{RAH}	$0.5x - 25$		15		ns
32	\overline{RAS} low pulse width	t_{RAS}	$2.0x - 40$		120		ns
33	\overline{RAS} high pulse width	t_{RP}	$2.0x - 40$		120		ns
34	\overline{CAS} fall \rightarrow \overline{RAS} rise	t_{RSH}	$1.0x - 55$		25		ns
35	\overline{RAS} rise \rightarrow \overline{CAS} rise	t_{RSC}	$0.5x - 25$		15		ns
36	\overline{RAS} fall \rightarrow \overline{CAS} fall	t_{RCD}	$1.0x - 40$		40		ns
37	\overline{CAS} fall \rightarrow D0 to D15 input	t_{CAC}		$1.5x - 120$		0	ns
38	\overline{CAS} low pulse width	t_{CAS}	$1.5x - 40$		80		ns

AC measuring conditions


- Output level: High $0.7 \times V_{CC}$ /Low $0.3 \times V_{CC}$, $C_L = 50 \text{ pF}$
- Input level: High $0.9 \times V_{CC}$ /Low $0.1 \times V_{CC}$

(1) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as \overline{RD} and \overline{CS} are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

(2) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as \overline{WR} and \overline{CS} are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

4.4 AD Conversion Characteristics

AV_{CC} = V_{CC}, AV_{SS} = V_{SS}

Parameter	Symbol	Power Supply	Min	Typ.	Max	Unit
Analog reference voltage (+)	V _{REFH}	V _{CC} = 5 V ± 10%	V _{CC} - 1.5 V	V _{CC}	V _{CC}	V
		V _{CC} = 3 V ± 10%	V _{CC} - 0.2 V	V _{CC}	V _{CC}	
Analog reference voltage (-)	V _{REFL}	V _{CC} = 5 V ± 10%	V _{SS}	V _{SS}	V _{SS} + 0.2 V	
		V _{CC} = 3 V ± 10%	V _{SS}	V _{SS}	V _{SS} + 0.2 V	
Analog input voltage range	V _{AIN}		V _{REFL}		V _{REFH}	
Analog current for analog reference voltage <VREFON> = 1	I _{REF} (V _{REFL} = 0 V)	V _{CC} = 5 V ± 10%		0.5	1.5	
		V _{CC} = 3 V ± 10%		0.3	0.9	
<VREFON> = 0		V _{CC} = 2.7 to 5.5 V		0.02	5.0	μA
Error (excluding quantizing error)	-	V _{CC} = 5 V ± 10%		±1.0	±3.0	LSB
		V _{CC} = 3 V ± 10%		±1.0	±3.0	

Note 1: 1LSB = (V_{REFH} - V_{REFL}) / 2¹⁰ [V]

Note 2: Minimum operation frequency

The operation of the AD converter is guaranteed only when f_c (high-frequency oscillator) is used. (It is not guaranteed when f_s is used.) Additionally, it is guaranteed with 4 MHz or more.

Note 3: The value I_{CC} includes the current which flows through the AV_{CC} pin.

4.5 Serial Channel Timing

(1) I/O interface mode

a. SCLK input mode

Parameter	Symbol	Variable		32.768 kHz (Note 1)		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
SCLK cycle	t_{SCY}	16X		488 μ s		1280		800		ns
Output data → Rising edge or falling edge (Note 2) of SCLK	t_{OSS}	$t_{SCY}/2 - 5X - 50$		91.5 μ s		190		100		ns
SCLK rising edge or falling edge (Note 2) → Output data hold	t_{OHS}	5X - 100		152 μ s		300		150		ns
SCLK rising edge or falling edge (Note 2) → Input data hold	t_{HSR}	0		0		0		0		ns
SCLK rising edge or falling edge (Note 2) → Effective data input	t_{SRD}		$t_{SCY} - 5X - 100$		336 μ s		780		450	ns


Note 1: When f_s is used as system clock (f_{SYS}) or f_s is used as input clock to prescaler.

Note 2: SCLK rising/falling timing ... SCLK rising in the rising mode of SCLK, SCLK falling in the falling mode of SCLK.

b. SCLK output mode

Parameter	Symbol	Variable		32.768 kHz (Note)		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
SCLK cycle (programmable)	t_{SCY}	16X	8192X	488	250 ms	1.28	655.36	0.8	409.6	μ s
Output data → SCLK rising edge	t_{OSS}	$t_{SCY} - 2X - 150$		427 μ s		970		550		ns
SCLK rising edge → Output data hold	t_{OHS}	2X - 80		60 μ s		80		20		ns
SCLK rising edge → Input data hold	t_{HSR}	0		0		0		0		ns
SCLK rising edge → Effective data input	t_{SRD}		$t_{SCY} - 2X - 150$		428 μ s		970		550	ns

Note: When f_s is used as system clock (f_{SYS}) or f_s is used as input clock to prescaler.



4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6 and TI7)

Parameter	Symbol	Variable		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
Clock cycle	t_{VCK}	$8X + 100$		740		500		ns
Low level clock pulse width	t_{VCKL}	$4X + 40$		360		240		ns
High level clock pulse width	t_{VCKH}	$4X + 40$		360		240		ns

4.7 Interrupt and Capture

(1) \overline{NMI} and INT0 interrupts

Parameter	Symbol	Variable		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
\overline{NMI} , INT0 low level pulse width	t_{INTAL}	4X		320		200		ns
\overline{NMI} , INT0 high level pulse width	t_{INTAH}	4X		320		200		ns

(2) INT4 to 7 interrupts and capture

Input pulse width of INT4 to 7 depends on the operation clock of CPU and Timer (9 bit prescaler). The following shows the pulse width in each clock.

System Clock Selected <SYSCK>	Prescaler Clock Selected <PRCK1:0>	t_{INTBL} (INT4 to 7 low-level pulse width)		t_{INTBH} (INT4 to 7 high-level pulse width)		Unit
		Variable	20 MHz	Variable	20 MHz	
		Min	Min	Min	Min	
0 (fc)	00 (f_{FPH})	$8X + 100$	500	$8X + 100$	500	ns
	01 (fs)	$8XT + 0.1$	244.3	$8XT + 0.1$	244.3	
	10 (fc/16)	$128X + 0.1$	6.5	$128X + 0.1$	6.5	
1 (fs) (Note 2)	00 (f_{FPH})	$8XT + 0.1$	244.3	$8XT + 0.1$	244.3	μs
	01 (fs)					

Note 1: XT represents the cycle of the low frequency clock fs. Calculated at fs = 32.768 kHz.


Note 2: When fs is used as the system clock, fc/16 can not be selected for the prescaler clock.

4.8 SCOUT Pin AC Characteristics


Parameter	Symbol	Variable		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
High-level pulse width	$V_{CC} = 5V \pm 10\%$	t_{SCH}	$0.5X - 10$		30		15	ns
	$V_{CC} = 3V \pm 10\%$		$0.5X - 20$		20		-	
Low-level pulse width	$V_{CC} = 5V \pm 10\%$	t_{SCL}	$0.5X - 10$		30		15	ns
	$V_{CC} = 3V \pm 10\%$		$0.5X - 20$		20		-	

Measurement condition

- Output level: High 2.2 V/Low 0.8 V, $C_L = 10$ pF



4.9 Timing Chart for Bus Request ($\overline{\text{BUSRQ}}$)/Bus Acknowledge ($\overline{\text{BUSAk}}$)



Parameter	Symbol	Variable		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$\overline{\text{BUSRQ}}$ set-up time to CLK	t_{BRC}	120		120		120		ns
CLK → $\overline{\text{BUSAk}}$ falling edge	t_{CBAL}		$1.5x + 120$		240		195	ns
CLK → $\overline{\text{BUSAk}}$ rising edge	t_{CBAH}		$0.5x + 40$		80		65	ns
Output Buffer off to $\overline{\text{BUSAk}}$	t_{ABA}	0	80	0	80	0	80	ns
$\overline{\text{BUSAk}}$ to Output Buffer on	t_{BAA}	0	80	0	80	0	80	ns

Note 1: The Bus will be released after the $\overline{\text{WAIT}}$ request is inactive, when the $\overline{\text{BUSRQ}}$ is set to "0" during "Wait" cycle.

Note 2: This line only shows the output buffer is off-state.

It doesn't indicate the signal level is fixed.

Just after the bus is released, the signal level which is set before the bus is released is kept dynamically by the external capacitance. Therefore, to fix the signal level by an external resistor during bus releasing, designing is executed carefully because the level-fix will be delayed.

The internal programmable pull-up/pull-down resistor is switched active/non-active by an internal signal.

4.10 Read Operation in PROM Mode

DC/AC characteristics

 $T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$

Parameter	Symbol	Condition	Min	Max	Unit
V_{PP} read voltage	V_{PP}	–	4.5	5.5	V
Input high voltage (A0 to A16, \overline{CE} , \overline{OE} , \overline{PGM})	V_{IH1}	–	2.2	$V_{CC} + 0.3$	V
Input low voltage (A0 to A16, \overline{CE} , \overline{OE} , \overline{PGM})	V_{IL1}	–	–0.3	0.8	V
Address to output delay	V_{ACC}	$C_L = 50 \text{ pF}$	–	$2.25T_{CYC} + \alpha$	ns

 $T_{CYC} = 400 \text{ ns}$ (10 MHz clock)
 $\alpha = 200 \text{ ns}$


4.11 Program Operation in PROM Mode

DC/AC characteristics


 $T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.25V \pm 0.25V$

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Programming supply voltage	V_{PP}	–	12.50	12.75	13.00	V
Input high voltage (D0 to D7, A0 to A16, \overline{CE} , \overline{OE} , \overline{PGM})	V_{IH}	–	2.6		$V_{CC} + 0.3$	V
Input low voltage (D0 to D7, A0 to A16, \overline{CE} , \overline{OE} , \overline{PGM})	V_{IL}	–	–0.3		0.8	V
V_{CC} supply current	I_{CC}	$f_c = 10 \text{ MHz}$	–		50	mA
V_{PP} supply current	I_{PP}	$V_{PP} = 13.00 \text{ V}$	–		50	mA
\overline{PGM} program pulse width	t_{PW}	$C_L = 50 \text{ pF}$	0.095	0.1	0.105	ms

4.12 Timing Chart of Read Operation in PROM Mode



4.13 Timing Chart of Program Operation in PROM Mode



Note 1: The power supply of V_{PP} (12.75 V) must be turned on at the same time or the later time for a power supply of V_{CC} and must be turned off at the same time or early time for a power supply of V_{CC} .

Note 2: The device suffers a damage taking out and putting in on the condition of $V_{PP} = 12.75$ V.

Note 3: The maximum spec of V_{PP} pin is 14.0 V. Be carefull a overshoot at the programming.

5. Package Dimensions

P-LQFP100-1414-0.50F

Unit: mm

