# 

# Space-Saving, 8-Channel Relay/Load Driver

## **General Description**


The MAX4896 8-channel relay and load driver is designed for medium voltage applications up to 50V. This device is offered in a 20-pin, 5mm x 5mm TQFN package, resulting in substantial board space savings.

The MAX4896 8-channel relay driver offers built-in inductive kickback protection, drive for latching/ nonlatching or dual-coil relays, and open-load and short-circuit fault detection. The MAX4896 also protects against overcurrent conditions. Each independent open-drain output features a  $3\Omega$  (typ) on-resistance, and is guaranteed to sink 200mA of load current (Vs  $\geq$  4.5V).

A built-in overvoltage protection clamp handles kickback-voltage transients, which are common when driving inductive loads. Thermal-shutdown circuitry shuts off all outputs (OUT\_) when the junction temperature exceeds +160°C. The MAX4896 employs a reset input that allows the user to turn off all outputs simultaneously with a single control line.

The MAX4896 includes a 10MHz SPI™-/QSPI™-/ MICROWIRE™-compatible serial interface. The serial interface is compatible with TTL-/CMOS-logic voltage levels and operates with a single +2.7V to +5.5V supply. In addition, the SPI output data can be used for diagnostics purposes including open-load and shortcircuit fault detection.

The MAX4896 is offered in the extended (-40°C to +85°C) and automotive (-40°C to +125°C) operating temperature ranges.





#### Pin Configuration appears at end of data sheet.

## 

## Features

- Supports Up to 50V Continuous Drain-to-Source Voltage
- ♦ Guaranteed Drive Current:
  ♦ V<sub>S</sub> ≥ 4.5V
  200mA (All Channels On)
  410mA (Individual Channels)
  ♦ V<sub>S</sub> ≤ 3.6V
  100mA
- Built-In Output Clamp Protects Against Inductive Kickback
- ♦ +2.7V to +5.5V Logic Supply Voltage
- ♦ RESET Input Turns Off All Outputs Simultaneously
- Built-in Power-On Reset
- Automotive Temperature Range (-40°C to +125°C)
- SPI-/QSPI-/MICROWIRE-Compatible Serial Interface
- Serial Digital Output for Daisy Chaining and Diagnostics
- ♦ FLAG Output for µP Interrupt
- Open-Load and Short-Circuit Detection and Protection
- Thermal Shutdown
- ♦ Low 100µA (max) Quiescent Supply Current
- Space-Saving, 5mm x 5mm, 20-Pin TQFN Package

## \_Applications

Industrial Equipment	Automotive Relay Control
White Goods	ATE
Power-Grid Monitoring and Protection Equipment	

## **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PACKAGE CODE
MAX4896ETP+	-40°C to +85°C	20 TQFN-EP* (5mm x 5mm)	T2055-5
MAX4896ATP+	-40°C to +125°C	20 TQFN-EP* (5mm x 5mm)	T2055-5

\*EP = Exposed paddle

+ Denotes a lead-free package.

SPI and QSPI are trademarks of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor Corp.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)

V <sub>S</sub>	0.3V to +7.0V
OUT	(-0.3V to +50V)
Continuous OUT_ Voltage	+50V
CS, SCLK, DIN, RESET, SPLD, PDCD	0.3V to +7.0V
DOUT	0.3V to (V <sub>S</sub> + 0.3V)
PGND to GND	(-0.3V to +0.3V)
Continuous OUT_Current, $T_A = +25^{\circ}C$ (No	ote 1)
All Outputs On	
Single Output On	420mA

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Maximum continuous current at a given temperature must be calculated such that the maximum continuous power dissipation for the package is not exceeded.

## **ELECTRICAL CHARACTERISTICS**

 $(V_S = +2.7V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITION	S	MIN	ТҮР	MAX	UNITS
Operating Voltage	VS			2.7		5.5	V
Quiescent Current	lcc	001_ 1, 13 1 1	Vs = 3.6V		5	70	μA
		0 or V <sub>S</sub> , $\overline{\text{RESET}}$ = low	$V_{\rm S} = 5V$		10	100	μΑ
Dynamic Average Supply Current	IS		х f <sub>CLK</sub> ,			6	mA
Thermal Shutdown	TSHD				+160		°C
Thermal-Shutdown Hysteresis	TSHDH				20		°C
Power-On Reset	V <sub>RST</sub>	Vs falling		1.8	2.05	2.3	V
Power-On-Reset Hysteresis	VRSTH				140		mV
DIGITAL INPUTS (SCLK, DIN,	CS, RESET	PDCD, SPLD)					
Input Logic-High Voltage	VIH	$V_{S} = 2.7V$ to 3.6V		2.0			V
Input Logic-Llight Voltage	۷IH	$V_{S} = 4.5V$ to 5.5V		2.4			v
Input Logia Low Voltage	\/	$V_{S} = 2.7V$ to 3.6V				0.6	V
Input Logic-Low Voltage	VIL	$V_{S} = 4.5V$ to 5.5V				0.8	v
Input Logic Hysteresis	V <sub>HYST</sub>				230		mV
Input Leakage Currents	ILEAK	Input voltages = 0 or +5.5V	/	-1		+1	μA
Input Capacitance	C <sub>IN</sub>				10		pF
RELAY OUTPUT DRIVERS (O	JT1–OUT8)						
		TJ =	+25°C		5	6	
		$I_{OUT} = 50 \text{mA},$ $V_S = 2.7 \text{V}$ $T_J =$	+125°C			11	
OUT ON Resistance	Devi	τ <sub>J</sub> =	+150°C			12	Ω
OUT_ON Resistance	R <sub>ON</sub>		+25°C		11 12	52	
		$I_{OUT} = 100$ mA, V <sub>S</sub> = 4.5V $T_{J} =$	+125°C			7	
			$T_J = +125^{\circ}C$ 11 $T_J = +150^{\circ}C$ 12 $T_J = +25^{\circ}C$ 3    4 $T_J = +125^{\circ}C$ 7 $T_J = +150^{\circ}C$ 8      BESET = low all outputs    8				
IOUT Off-Leakage Current	ILEAK	$PDCD = high or \overline{RESET} = le off$	ow, all outputs	-1		+1	μA

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_S = +2.7V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_{A = } +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
OUT Clamping Voltage	VCLAMP	(Note 3)	50		75	V	
OUT Current-Limit Threshold	ILIM	V <sub>S</sub> ≥ 4.5V	400		960	mA	
OUT Capacitance		$V_{OUT} = 16V, f = 1MHz$		30		pF	
DIAGNOSTIC							
Open-Load Detection Voltage Threshold	VDS(OL)	OUT_ falling	0.75	1	1.15	V	
Open-Load Detection-Voltage- Threshold Hysteresis	VDS(OLH)			40		mV	
OUT_ Pulldown Current	IPD(OL)	PDCD = low	150	300	500	μA	
Fault Delay/Filtering Time	<sup>t</sup> D(FAULT)	From rising edge at $\overline{\text{CS}}$ at 50% to valid diagnostic data	30	90	280	μs	
DIGITAL OUTPUT (DOUT, FLA	G)						
	Va	$2.7V \le V_S \le 3.6V$ , $I_{SINK} = 0.3mA$			0.4	V	
DOUT Low Voltage	Vol	$4.5V \le V_S \le 5.5V$ , $I_{SINK} = 0.5mA$			0.4	v	
	Maria	$2.7V \le V_S \le 3.6V$ , Isource = 0.25mA	V <sub>S</sub> - 0.5			V	
DOUT High Voltage	VOH	$4.5V \le V_S \le 5.5V$ , I <sub>SOURCE</sub> = 0.4mA	V <sub>S</sub> - 0.5			· ·	
FLAG Low Voltage		I <sub>SINK</sub> = 0.5mA			0.4	V	
FLAG Off-Leakage Current		$4.5V \le V_S \le 5.5V$ , $V_{\overline{FLAG}} = 5.5V$	-1		+1	μA	
TIMING	-						
		From rising edge of $\overline{CS}$ at 50% to V <sub>OUT</sub> = 90%VP, VP = 15V, R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 50pF, 2.7V ≤ V <sub>S</sub> < 3.6V			20		
Turn-On Time (OUT_)	ton	From rising edge of $\overline{CS}$ at 50% to V <sub>OUT</sub> = 90%VP, VP =16V, R <sub>L</sub> = 150 $\Omega$ , C <sub>L</sub> = 50pF, 4.5V ≤ V <sub>S</sub> ≤ 5.5V			10	μs	
		From rising edge of $\overline{CS}$ at 50% to V <sub>OUT</sub> = 10%VP, VP = 15V, R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 50pF, 2.7V ≤ V <sub>S</sub> < 3.6V			15		
Turn-Off Time (OUT_)	toff	From rising edge of $\overline{CS}$ at 50% to V <sub>OUT</sub> = 90%VP, VP = 16V, R <sub>L</sub> = 150 $\Omega$ , C <sub>L</sub> = 50pF, 4.5V < V <sub>S</sub> ≤ 5.5V			10	μs	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_S = +2.7V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS			
		T 05%C	$2.7 \text{V} \leq \text{V}_{\text{S}} < 3.6 \text{V}$	0		6				
	6	$IA = +85^{\circ}C$	$4.5V \le V_S \le 5.5V$			11	NAL I-			
SCLK Frequency	ISCLK	T. 105°C	$2.7V \le V_S \le 3.6V$	0		5	MHz			
		IA = +125  C	$4.5V \le V_S \le 5.5V$			10				
Cycle Time	tou u tou	$2.7V \le V_S \le 3.6V$		200			20			
	ICH + ICL	$ \begin{array}{c} \mbox{tcsh} & 4.5V \leq V_S \leq 5.5V \\ \hline 4.5V \leq V_S \leq 3.6V \\ \hline 4.5V \leq V_S \leq 5.5V \\ \hline 4.5V \leq V_S \leq 5.5V \\ \hline \\ \hline \\ \mbox{tcsh} & 2.7V \leq V_S \leq 3.6V \\ \hline \\ \hline \\ \mbox{tch} & \frac{2.7V \leq V_S \leq 3.6V \\ \hline \\ \mbox{4.5V \leq V_S \leq 5.5V \\ \hline \\ \hline \\ \mbox{tcL} & \frac{2.7V \leq V_S \leq 3.6V \\ \hline \\ \mbox{4.5V \leq V_S \leq 5.5V \\ \hline \\ \hline \\ \mbox{tch} & \frac{2.7V \leq V_S \leq 3.6V \\ \hline \\ \mbox{4.5V \leq V_S \leq 5.5V \\ \hline \\ \hline \\ \mbox{tch} & \frac{2.7V \leq V_S \leq 3.6V \\ \hline \\ \mbox{4.5V \leq V_S \leq 5.5V \\ \hline \\ \hline \\ \mbox{tch} & \frac{2.7V \leq V_S \leq 3.6V \\ \hline \\ \mbox{4.5V \leq V_S \leq 5.5V \\ \hline \\ \hline \\ \mbox{tch} & \frac{2.7V \leq V_S \leq 3.6V \\ \hline \\ \mbox{4.5V \leq V_S \leq 5.5V \\ \hline \\ \hline \\ \mbox{tch} & \frac{2.7V \leq V_S \leq 3.6V \\ \hline \\ \mbox{4.5V \leq V_S \leq 5.5V \\ \hline \\ \mbox{4.5V \leq V_S \leq 5.5V \\ \hline \\ \hline \\ \mbox{tch} & \frac{20\% \text{ of SCLK to} \\ 20\% \text{ of V_S falling} \\ \mbox{edge} \\ \hline \\ \mbox{edge} \\ \hline \\ \mbox{20\% of V_S to 70\% \\ \hline \end{array} $		100			ns			
CS Fall-to-SCLK Rise Setup	topo	$2.7V \le V_S \le 3.6V$		100			20			
CS Fail-10-SOLK hise Setup	iCSS	$4.5V \leq V_S \leq 5.5V$		50			ns			
CS Rise-to-SCLK Hold	toou	$2.7V \le V_S \le 3.6V$		100			20			
CS RISE-10-SOLK HOID	ICSH	$4.5V \leq V_S \leq 5.5V$		50			ns			
SCLK High Time	tou	$2.7V \leq V_S \leq 3.6V$		80			ns			
SOLK HIGH TIME	чСН	$4.5V \le V_S \le 5.5V$		40			115			
SCLK Low Time	to	$2.7V \le V_S \le 3.6V$		80			20			
SOLK LOW TIME	ICL	$4.5V \le V_S \le 5.5V$		40			ns			
Data Setup Time t <sub>DS</sub>		$2.7V \le V_S \le 3.6V$		40			00			
Data Setup Time	US	$4.5V \le V_S \le 5.5V$		20			ns			
Data Hold Time	to	$2.7V \leq V_S \leq 3.6V$		5			ns			
	чDН	$4.5V \le V_S \le 5.5V$		0			115			
		20% of $V_S$ falling	$2.7 V \le V_{S} \le 3.6 V$			70				
SCLK Fall-to-DOUT Valid	tDO	50% at SCLK to 80% of V <sub>S</sub> rising	$4.5V \le V_S \le 5.5V$			30	ns			
Rise Time (DIN, SCLK, CS,			$2.7V \le V_S \le 3.6V$			2				
RESET)	tSCR	of V <sub>S</sub> , C <sub>L</sub> = 50p⊢ (Note 4)	$4.5V \le V_S \le 5.5V$			2	μs			
Fall Time (DIN, SCLK, CS,		20% of V <sub>S</sub> to 70%	$2.7 \text{V} \leq \text{V}_{\text{S}} \leq 3.6 \text{V}$			2				
RESET)	<sup>t</sup> SCF	of V <sub>S</sub> , $C_L = 50pF$ (Note 4)	$4.5V \le V_S \le 5.5V$			2	μs			
RESET Min Pulse Width	t <sub>RW</sub>			70			ns			

Note 2: Specifications at -40°C are guaranteed by design and not production tested.

Note 3: The output stages are compliant with the transient immunity requirements, as specified in ISO 7637 Part 3 with test pulses 1, 2, 3a, and 3b.


Note 4: Guaranteed by design.

#### **Typical Operating Characteristics**

SUPPLY CURRENT QUIESCENT CURRENT **ON-RESISTANCE** vs. SUPPLY VOLTAGE vs. fclk vs. SUPPLY VOLTAGE 12 7.0 6.0 ALL LOGIC INPUTS - VS 11  $f_{DIN} = 0.5 \text{ x } f_{CLK}$ 6.5 5.5 10 6.0 QUIESCENT CURRENT (µA) 9 5.0 SUPPLY CURRENT (mA) 5.5 8 I<sub>OUT\_SINK</sub> = 100mÅ T<sub>A</sub> = +85° 4.5 T<sub>A</sub> = +125°C 5.0 7 G 6 4.0 Bon 4.5 5 4.0 3.5 4 T<sub>A</sub> = +25°C 3.5 3 3.0 3.0 2  $T_A = -40^{\circ}C$  $I_{OUT\_SINK} = 50 \text{mA}$ 2.5 2.5 1  $V_S = 2.7 V_S$ 0 2.0 2.0 3.1 3.5 3.9 4.3 4.7 5.1 5.5 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 2.7 0.1 1 10 SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) f<sub>CLK</sub> (MHz) **ON-RESISTANCE ON-RESISTANCE POWER-ON RESET VOLTAGE** vs. TEMPERATURE vs. TEMPERATURE vs. TEMPERATURE 8 8 2.14 I<sub>OUT\_SINK</sub> = 50mA IOUT\_SINK = 100mA  $V_{S} = 2.7V$ 7 7 2.12 S POWER-ON-RESET VOLTAGE (V 2.08 2.06 2.04 2.04 6 6  $V_{S} = 2.7V$  $V_{\rm S} = 5V$  $V_{S} = 3.3V$  $R_{ON}(\Omega)$  $\mathsf{R}_{\mathsf{ON}}\left(\Omega\right)$ 3.3\ 5 5 ls: 4 4 = 5V Vs Vs = 5.5V 3 3  $V_{S} = 5.5V$ 2 2 2.02 2.00 -40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (°C) TEMPERATURE (°C) TEMPERATURE (°C) **INPUT LOGIC THRESHOLD OUT LEAKAGE CURRENT OUTPUT OFF LEAKAGE CURRENT** vs. SUPPLY VOLTAGE vs. SUPPLY VOLTAGE vs. TEMPERATURE 2.50 100 100  $PDCD = V_S$ 90 2.25 OUT LEAKAGE CURRENT (nA) 10 80 LOGIC THRESHOLD (V) 2.00 OUTPUT OFF LEAKAGE (pA) 70 1.75 1 60  $V_{OUT} = 50V$ <u>V<sub>OUT</sub> = 50V</u> 1.50 50 = 24V VOUT 0.1 40 1.25 = 24 INPUT L 30 1.00  $V_{OUT} = 12V$ 0.01 20 Vouț 12V 0.75 10 0 0.001 0.50 3.1 3.5 3.9 4.3 5.1 -40 -25 -10 5 20 35 50 65 80 95 110 125 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 27 47 55 SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) TEMPERATURE (°C)

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 

**MAX4896** 



## **Typical Operating Characteristics (continued)**

**MAX4896** 

///XI//

## Pin Description

PIN	NAME	FUNCTION
1	RESET	Reset Input. Drive $\overline{\text{RESET}}$ low to clear all latches and registers (all outputs are turned off). All OUT pulldown currents are disabled when $\overline{\text{RESET}}$ = low.
2	CS	Chip Select Input. Drive $\overline{CS}$ low to select the device. When $\overline{CS}$ is low, data at DIN is clocked into the 8-bit shift register on SCLK's rising edge. Drive $\overline{CS}$ from low to high to latch the data to the registers.
3	DIN	Serial Data Input
4	SCLK	Serial Clock Input
5	DOUT	Serial Data Output. DOUT is the output of the 8-bit shift register. This output can be used to daisy chain multiple MAX4896s. The data at DOUT appears synchronous to SCLK's falling edge.
6	PDCD	Pulldown Current Disable. Drive PDCD high to disable OUT's pulldown current source. Drive PDCD low to enable OUT_ pulldown current source. PDCD must be low to detect an open-load fault.
7	SPLD	Short-Protection Latch-Off Disable Input. Drive SPLD high to disable the built-in short-circuit protection latch-off feature. When SPLD is low, an overloaded channel is turned off immediately. See the <i>Output Short-Circuit/Current-Limiting Protection</i> section.
8	OUT8	Open-Drain Output 8. Connect OUT8 to the low side of a relay coil. OUT8 is pulled to PGND when activated and is otherwise high impedance.
9	OUT7	Open-Drain Output 7. Connect OUT7 to the low side of a relay coil. OUT7 is pulled to PGND when activated and is otherwise high impedance.
10, 16	PGND	Power Ground. PGND is the ground return path for the output sinks. Connect PGND pins together and to GND.
11	OUT6	Open-Drain Output 6. Connect OUT6 to the low side of a relay coil. OUT6 is pulled to PGND when activated and is otherwise high impedance.
12	OUT5	Open-Drain Output 5. Connect OUT5 to the low side of a relay coil. OUT5 is pulled to PGND when activated and is otherwise high impedance.
13	GND	Ground
14	OUT4	Open-Drain Output 4. Connect OUT4 to the low side of a relay coil. OUT4 is pulled to PGND when activated and is otherwise high impedance.
15	OUT3	Open-Drain Output 3. Connect OUT3 to the low side of a relay coil. OUT3 is pulled to PGND when activated and is otherwise high impedance.
17	OUT2	Open-Drain Output 2. Connect OUT2 to the low side of a relay coil. OUT2 is pulled to PGND when activated and is otherwise high impedance.
18	OUT1	Open-Drain Output 1. Connect OUT1 to the low side of a relay coil. OUT1 is pulled to PGND when activated and is otherwise high impedance.
19	VS	Input Supply Voltage. Bypass Vs to GND with a 0.1 $\mu$ F capacitor.
20	FLAG	Open-Drain Fault Output. FLAG asserts low when a fault occurs at OUT1–OUT8.
_	EP	Exposed Paddle. Connect EP to ground plane.

## \_Detail Description

The MAX4896 is an 8-channel relay and load driver for medium voltage applications up to 50V. The MAX4896 features built-in inductive kickback protection, drive for latching/nonlatching, or dual-coil relays and an internal register for detecting open-load and short-circuit faults. Each independent open-drain output features a 3 $\Omega$  on-resistance and is guaranteed to sink 400mA at V<sub>S</sub>  $\geq$  4.5V, and 100mA at V<sub>S</sub>  $\leq$  3.6V.

The MAX4896 also incorporates a logic input (PDCD) that allows the device to continue operating when an overcurrent condition lasts longer than the 280µs (max) fault delay time. A built-in overvoltage protection clamp handles kickback voltage transients, which are common when driving inductive loads. Thermal-shutdown circuitry shuts off all outputs (OUT\_) when the junction temperature exceeds +160°C.

The MAX4896 employs a reset input that allows the user to turn off all outputs simultaneously with a single control line.

The MAX4896 includes a 10MHz SPI-/QSPI-/MICROWIREcompatible serial interface. The serial interface is compatible with TTL-/CMOS-logic voltage levels and operates with a single +2.7V to +5.5V supply.

#### **Serial Interface**

The serial interface consists of an 8-bit input shift register, a parallel latch (output control register) controlled by SCLK and  $\overline{CS}$ , and an output status register containing diagnostics information. The input to the shift register is an 8-bit word. Each data bit controls one of the eight outputs, with the most significant bit (D7) corresponding to OUT8, and the least significant bit (D0) corresponding to OUT1 (see Table 1). When  $\overline{CS}$  is low, data at DIN is clocked into the shift register synchronously with SCLK's rising edge. Driving  $\overline{CS}$  from low to




Figure 1. Serial Interface

high latches the data in the shift register to the output control register.

DOUT is the output of the internal output status register for diagnostics purposes (see Figure 2 and Tables 2 and 3). Status data for each channel is transferred to the shift register at the falling edge of  $\overline{CS}$ . The data bits contained in the shift register are then transferred to the DOUT output synchronously with SCLK's falling edge.

While  $\overline{CS}$  is low, the switches always remain in their previous states. Drive  $\overline{CS}$  high after 8 bits of data have been shifted in to update the output state, and to further inhibit data from entering the shift register. When  $\overline{CS}$  is high, transitions at DIN and SCLK have no effect on the output, and the first input bit (D7) is present at DOUT.

If the number of data bits entered while  $\overline{CS}$  is low is greater or less than 8, the shift register contains only the last 8 data bits, regardless of when they were entered.

The 3-wire serial interface is compatible with SPI, QSPI, and MICROWIRE standards. The latch that drives the analog output stages is updated on the rising edge of  $\overline{CS}$ , regardless of SCLK's state.

#### **Diagnostic Information**

The MAX4896 contains an internal output status register used for diagnostics information for each output (see Tables 1, 2, and 3). When a fault condition is detected at any channel for longer than the minimum fault-filtering time (tD(FAULT)\_min), the fault information is latched into the corresponding position in the output status register (see Table 2), and the FLAG asserts. Status/diagnostics data for each channel in the output status register is transferred to the output shift register at the falling edge of  $\overline{CS}$ . While  $\overline{CS}$  is low, the diagnostics bits are then transferred to DOUT synchronously with SCLK's falling edge. A rising edge at  $\overline{CS}$  resets the output status register data. During normal operation, the output status bit is the same as the DIN bit (DO1 = D1, DO2 = D2). When the MAX4896 is operating with a fault condition, the output status bit is the inverse of the DIN bit (DO1 = 0, D1 = 1).

## Table 1. Serial-Input Address

DIN	D0	D1	D2	D3	D4	D5	D6	D7
OUT_	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	OUT7	OUT8

## **Table 2. Serial-Output Address**

DOUT	DO0	DO1	DO2	DO3	DO4	DO5	DO6	DO7
OUT_	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	OUT7	OUT8

## Table 3. Status-Register Output Diagnostic

OUTPUT STATUS	DO_ STATUS BIT	DIAGNOSTIC
Off	Low	Normal operation.
Off	High	Fault condtion. Output open or short circuit.
On	Low	Fault condition. Short circuit to positive load voltage.
On	High	Normal operation.




Figure 2. 3-Wire Serial-Interface Timing

**MAX4896** 

The minimum fault-filtering time helps mask short-duration fault conditions, such as driving highly capacitive loads.

The typical diagnostics software routine works as follows:

- Write data to the MAX4896
- Wait for tD(FAULT) maximum to ensure diagnostics data is ready and valid
- Write same data to the MAX4896 and read out the diagnostics data from the shift register

Use Table 3 to diagnose the output state.

To reduce processor overhead, an interrupt-based diagnostics routine is possible. The diagnostics routine will analyze diagnostics data only when the FLAG output triggers an interrupt.

**Output Short-Circuit/Current-Limiting Protection** The MAX4896 channels (OUT\_) are protected against short-circuits conditions. When the channel's output current exceeds the current-limit threshold (I<sub>LIM</sub>) for longer than the minimum fault-filtering time ( $t_D(FAULT$ ) min), the short-circuit protection is activated. The shortcircuit protection behavior is determined by the logic level at SPLD. When SPLD = high, an overloaded channel remains in a current-limited state until the short-circuit condition is removed or thermal shutdown is reached. This allows the operation of loads where the inrush currents may exceed the MAX4896 internal current limit.

When SPLD = low, an overloaded channel immediately turns off (latched-off). When a shorted output is latched off, the channel can be turned back on after the next serial input data is latched into the MAX4896.

#### **Open-Load Detection**

The MAX4896 features an output pulldown current source, along with a voltage comparator, to detect an open-load fault condition. To enable the open-load detection function, PDCD must be low. The voltage at  $OUT_{}$  is compared with the diagnostics threshold voltage (V<sub>DS(OL)</sub>) to determine whether a open-load fault condition exists.

**Thermal Shutdown** If the junction temperature exceeds +160°C, all outputs are switched off immediately (no filtering time) and FLAG asserts. The hysteresis is approximately +20°C, disabling thermal shutdown once the temperature drops below +140°C.

#### RESET

The MAX4896 features an asynchronous reset input that allows the user to simultaneously turn all outputs off using a single control line. Drive RESET low to clear all latches and registers, and to turn off all outputs. While RESET is low, the OUT pulldown currents are disabled, regardless of the state of PDCD.

#### FLAG Output

FLAG is an open-drain latched output that can be connected to a  $\mu$ P interrupt and pulls low whenever a fault condition (short-circuit and/or open-load) is detected in any of the eight outputs for longer than the minimum fault-filtering time (tD(FAULT) min). FLAG asserts immediately, (no filtering time), when a thermal-shutdown fault condition is detected. The latch FLAG deasserts on  $\overline{CS}$  rising edge.

## **Applications Information**

#### **Daisy Chaining**

The MAX4896 features a digital output (DOUT) that provides a simple way to daisy chain multiple devices. This feature allows the user to drive large banks of relays using only a single serial interface. To daisy chain multiple devices, connect all  $\overline{CS}$  inputs together and connect the DOUT of one device to the DIN of another device (see Figure 3). During operation, a stream of serial data is shifted through all the MAX4896s in series.

#### **Inductive Kickback Protection**

Each output features an output protection clamp, limiting the OUT voltage to 65V (typ). The clamp protects against voltage transient when driving inductive loads.






Figure 3. Daisy-Chain Configuration



## **Functional Diagram**

M/XI/M




**Chip Information** 

PROCESS: BiCMOS



**MAX4896** 



## **Revision History**

Pages changed at Rev 1: 1, 12, 13, 14

## Package Information (continued)

MAX4896

						ION D	IMEN	SIONS							1					EX	POSED	PAD	ARIAT			
(G.	16L	5×5	20	. 5	×5	26		5×5	3	2L	5×5	4	OL S	i×5	1			ŀ	PKG.		D2			E2		
MBOL	MIN. NOM	i max.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM	. MAX.	MIN.	NDM.	MAX.					CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	
A	0.70 0.7	5 0.80	0.70	).75	0.80	0.70	0.75	0.80	0.70	0.75	i 0.80	0.70	0.75	0.80	4			ľ	T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	
A1	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05				ľ	T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	
A2	0.20 F			RE			0 RE			20 R	-		20 RE		1			ľ	T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	
	0.25 0.30										_				-			ľ	T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	
	4.90 5.00																	t	T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	
	4.90 5.0	-						÷			-÷	+	÷		4			ŀ	T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	
e	0.80	1		533			50 B			<u>50 B</u>		-	.40 B:	<u>sc.</u>	+			ŀ	T2055MN-5	3.15	3.25	3.35		3.25	3.35	
	0.25 -		0.25			0.25			0.25		+	0.25		-	-			ŀ	T2855-3	3.15	3.25	3.35		3.25	3.35	
N	16	10.50		20	0.60	U.40	28	10.60	0.30	32	10.30	0.30	40	0.30	Ή			ŀ	T2855-4	2.60	2.70	2.80		2.70	2.80	
	4			5			7			8			10		1			ľ	T2855-5	2.60	2.70	2.80		2.70	2.80	
NE	4			5			7			8		<u> </u>	10		1			ľ	T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	
EDEC	VHH	8	W	HHC		W	HHD-	-1	\ \	/HHD·	-2				1			ľ	T2855-7	2.60	2.70	2,80	2.60	2.70	2.90	
															-			ľ	T2855-8	3.15	3.25	3.35	3.15	3,25	3.35	
																		ľ	T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	
DTES	ensionii			NOT			м т	- 45		4 6 4	100							1	T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	
	DIMENS																	[	T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	
	STHET							366.3											T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20	
	TERMIN							AL N	UMBE	RING		VENT	ION S	HALL	L				T3255-5	3.00	3.10	3.20		3.10	3.20	
CON	IFORM TO	JES1	0 95-1	SPF	-012	. De	TAIL	.S OF	TER	MINA	L #1	IDEN	TIFIE	r ar	RE				T3255N-1	3.00	3.10	3.20		3.10	3.20	
	IONAL, 1											ED, 1	THE T	ERMI	NAL	L #1			T4055-1	3.40	3.50	3.60		3.50	3.60	
	NTIFIER																	ļ	T4055-2	3.40	3,50	3.60		3.50	3.60	
	ENSION I 5 mm ANI							RMINA	IL AN	DIS	S MEA	SURE	D BE.	IVEE	IN			L	T4055MN-1	3.40	3.50	3.60	3.40	3.50	3.60	J
ND DEP COP DRA T28 WAF L. MAR 2. NUM	AND NE POPULATI PLANARIT WING CL 55-3, T RPAGE SI RKING IS RKING IS BBER OF D CENTE D DIMENS	REFEF DN IS Y APF INFORM 2855- 1ALL FOR LEADS RLINE	r to 1 Poss Lies 4s to 6, t4( Not e Packa s ho s to	HE IBLE JEDI JEDI (CEE JE JE A BE A	NUMB IN A THE E EC M I ANI I ANI I ANI I ANI I ANI I ANI I ANI I ANI I ANI I ANI	ER 0 A SYN XPOS 0220, 0 T40 0 mm TATIC TATIC TOR R RUE F	F TE IMETI ED H EX( 55-2 IN R EFER POSII	RICAL HEAT CEPT 2. EFERE RENCE	. Fas Sink Expe Ence : Onl As D	HIDN SLU ISED INL Y. EFIN	i. Jg As Pad Y. Ed B	VEL Dimei	L AS NSION	the I For	r te R	ERMI	INALS.		TITLE:					12		ľ

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### 14

\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

is a registered trademark of Maxim Integrated Products, Inc.