



## N-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information

$BV_{DSS}$ / $BV_{DGS}$	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package	
			TO-236AB*	Die
15V	7.0Ω	1.0V	TN2101K1	TN2101ND

\*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for SOT-23:

N1U\*

where \* = 2-week alpha date code

7

### Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low  $C_{iss}$  and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

### Advanced DMOS Technology


These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Applications

- Logic level interfaces – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

### Package Options



TO-236AB

(SOT-23)

top view

Note: See Package Outline section for dimensions.

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	$\pm 15V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_A = 25^\circ\text{C}$	$\theta_{jc}$ °C/W	$\theta_{ja}$ °C/W	$I_{DR}^*$	$I_{DRM}$
TO-236AB	0.17A	0.8A	0.36W	200	350	0.17A	0.8A

\*  $I_D$  (continuous) is limited by max rated  $T_j$ .



## Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	15			V	$I_D = 1\text{mA}$ , $V_{GS} = 0\text{V}$
$V_{GS(\text{th})}$	Gate Threshold Voltage	0.5		1.0	V	$V_{GS} = V_{DS}$ , $I_D = 1\text{mA}$
$\Delta V_{GS(\text{th})}$	Change in $V_{GS(\text{th})}$ with Temperature			-5.5	mV/°C	$I_D = 1\text{mA}$ , $V_{GS} = V_{DS}$
$I_{GSS}$	Gate Body Leakage			100	nA	$V_{GS} = \pm 15\text{V}$ , $V_{DS} = 0\text{V}$
$I_{DSS}$	Zero Gate Voltage Drain Current			10	$\mu\text{A}$	$V_{GS} = 0\text{V}$ , $V_{DS} = \text{Max Rating}$
				1.0	mA	$V_{GS} = 0\text{V}$ , $V_{DS} = 0.8$ Max Rating $T_A = 125^\circ\text{C}$
$I_{D(\text{ON})}$	ON-State Drain Current	60			mA	$V_{GS} = 3.0$ , $V_{DS} = 15\text{V}$
$R_{DS(\text{ON})}$	Static Drain-to-Source ON-State Resistance			50	$\Omega$	$V_{GS} = 1.2\text{V}$ , $I_D = 2.0\text{mA}$
				7.0	$\Omega$	$V_{GS} = 3\text{V}$ , $I_D = 50\text{mA}$
$\Delta R_{DS(\text{ON})}$	Change in $R_{DS(\text{ON})}$ with Temperature			0.75	%/°C	$I_D = 50\text{mA}$ , $V_{GS} = 3\text{V}$
$G_{FS}$	Forward Transconductance	50			$\text{m}\Omega$	$V_{DS} = 3\text{V}$ , $I_D = 50\text{mA}$
$C_{ISS}$	Input Capacitance			110		$V_{GS} = 0\text{V}$ , $V_{DS} = 15\text{V}$ , $f = 1\text{MHz}$
$C_{OSS}$	Common Source Output Capacitance			60	pF	
$C_{RSS}$	Reverse Transfer Capacitance			35		
$t_{d(\text{ON})}$	Turn-ON Delay Time			5		$V_{DD} = 15\text{V}$ $I_D = 50\text{mA}$ $R_{\text{GEN}} = 25\Omega$
$t_r$	Rise Time			15	ns	
$t_{d(\text{OFF})}$	Turn-OFF Delay Time			15		
$t_f$	Fall Time			25		
$V_{SD}$	Diode Forward Voltage Drop			1.8	V	$I_{SD} = 50\text{mA}$ , $V_{GS} = 0\text{V}$
$t_{rr}$	Reverse Recovery Time		100		ns	$I_{SD} = 50\text{mA}$ , $V_{GS} = 0\text{V}$

### Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.


## Switching Waveforms and Test Circuit




# Typical Performance Curves

**OBSOLETE -**


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



# Typical Performance Curves

**- OBSOLETE -**

