N-channel TrenchMOS standard level FET Rev. 02 — 3 January 2008

Product data sheet

Product profile 1.

1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP General-Purpose Automotive (GPA) TrenchMOS technology specifically optimized for linear operation. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features

- 175 °C rated
- Stable operation in linear mode

1.3 Applications

- 12 V and 24 V loads
- DC linear motor control

- Q101 compliant
- TrenchMOS technology
- Automotive systems
- Repetitive clamped inductive switching

1.4 Quick reference data

Table 1.	Quick reference						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I _D	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C};$ see <u>Figure 1</u> and <u>4</u>	[1]	-	-	75	A
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	-	300	W
Avalanch	e ruggedness						
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$\begin{array}{l} I_{D} = 75 \text{ A}; \ V_{sup} \leq 55 \text{ V}; \\ R_{GS} = 50 \ \Omega; \ V_{GS} = 10 \text{ V}; \\ T_{j(init)} = 25 \ ^{\circ}\text{C}; \ unclamped \\ inductive \ load \end{array}$		-	-	1.1	J
Static cha	aracteristics						
R _{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 12</u> and <u>13</u>		-	8.5	10	mΩ

[1] Continuous current is limited by package.



N-channel TrenchMOS standard level FET

2. Pinning information

Table 2.	Pinning			
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate	mb	D
2	D	drain		
3	S	source		G_(IET)
mb	D	mounting base; connected to drain		mbb076 S

SOT78 (TO-220AB)

3. Ordering information

Table 3.Ordering information

Type number	Package		
	Name	Description	Version
BUK7510-55AL	TO-220AB	plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DS}	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$	-	55	V
V _{DGR}	drain-gate voltage	R_{GS} = 20 k Ω	-	55	V
V_{GS}	gate-source voltage		-20	20	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> and <u>4</u>	<u>[1][2]</u> _	122	А
		T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> and <u>4</u>	<u>[3]</u>	75	А
		T_{mb} = 100 °C; V_{GS} = 10 V; see <u>Figure 1</u>	<u>[3]</u>	75	А
I _{DM}	peak drain current	T_{mb} = 25 °C; $t_p \leq$ 10 $\mu s;$ pulsed; see Figure 4	-	490	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	300	W
T _{stg}	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Avalancl	he ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$\begin{array}{l} I_D = 75 \; A; \; V_{sup} \leq 55 \; V; \; R_{GS} = 50 \; \Omega; \\ V_{GS} = 10 \; V; \; T_{j(init)} = 25 \; ^\circ C; \; unclamped \\ inductive \; load \end{array}$	-	1.1	J
E _{DS(AL)R}	repetitive drain-source avalanche energy	see <u>Figure 3</u>	<u>[4][5]</u> [6]	-	J

N-channel TrenchMOS standard level FET

Table 4. Limiting values ... continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol Parameter		Conditions	Min	Max	Unit
Sourc	ce-drain diode				
I_S	source current	T _{mb} = 25 °C	<u>[1][2]</u>	122	А
		T _{mb} = 25 °C	<u>[3]</u>	75	А
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; T_{mb} = 25 °C	-	490	А

[1] Current is limited by power dissipation chip rating.


[2] Refer to document 9397 750 12572 for further information.


[3] Continuous current is limited by package.

[4] Single-shot avalanche rating limited by maximum junction temperature of 175 °C.

[5] Repetitive avalanche rating limited by average junction temperature of 170 °C.

[6] Refer to AN10273 for further information.






N-channel TrenchMOS standard level FET

5. Thermal characteristics

Table 5.	Thermal characteristic	cs				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	vertical in still air	-	60	-	K/W
R _{th(j-mb)}	thermal resistance from junction to mounting base	see <u>Figure 5</u>	-	0.25	0.5	K/W



6. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V;$ $T_j = -55 \ ^{\circ}C$	50	-	-	V
		$I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ \text{V}; \\ T_j = 25 \ ^{\circ}\text{C}$	55	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 10</u> and <u>11</u>	2	3	4	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS};$ $T_j = -55 \text{ °C}; \text{ see } Figure 10 \text{ and } 11$	-	-	4.4	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS};$ $T_j = 175 \text{ °C}; \text{ see } \frac{\text{Figure } 10}{11} \text{ and } \frac{11}{1}$	1	-	-	V


Table 6.	Characteristics continu		P4 !	T	N4	11.14
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DSS}	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V};$ $T_j = 175 \text{ °C}$	-	-	500	μΑ
		V_{DS} = 55 V; V_{GS} = 0 V; T_j = 25 °C	-	0.05	10	μA
I _{GSS}	gate leakage current	$V_{DS} = 0 V; V_{GS} = +20 V;$ $T_j = 25 °C$	-	2	100	nA
		$V_{DS} = 0 V; V_{GS} = -20 V;$ $T_j = 25 °C$	-	2	100	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ T _j = 175 °C; see <u>Figure 12</u> and <u>13</u>	-	-	20	mΩ
		V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 12</u> and <u>13</u>	-	8.5	10	mΩ
Source-dr	ain diode					
V _{SD}	source-drain voltage	I _S = 25 A; V _{GS} = 0 V; T _j = 25 °C; see <u>Figure 16</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	$ I_S = 20 \text{ A}; dI_S/dt = -100 A/\mu\text{s}; \\ V_{GS} = 0 V; V_{DS} = 30 V; T_j = 25 ^\circ\text{C} $	-	73	-	ns
Qr	recovered charge	$ I_S = 20 \text{ A}; \text{dI}_S/\text{dt} = -100 \text{A}/\mu\text{s}; \\ V_{GS} = 0 \text{V}; \text{V}_{DS} = 30 \text{V}; \text{T}_\text{j} = 25 ^\circ\text{C} $	-	430	-	nC
Dynamic o	characteristics					
Q _{G(tot)}	total gate charge	I _D = 25 A; V _{DS} = 44 V; V _{GS} = 10 V; T _j = 25 °C; see <u>Figure 14</u>	-	124	-	nC
Q _{GS}	gate-source charge	$I_D = 25 \text{ A}; V_{DS} = 44 \text{ V};$ $V_{GS} = 10 \text{ V}; T_j = 25 \text{ °C};$ see Figure 14	-	22	-	nC
Q _{GD}	gate-drain charge	I _D = 25 A; V _{DS} = 44 V; V _{GS} = 10 V; T _j = 25 °C; see <u>Figure 14</u>	-	50	-	nC
V _{GS(pl)}	gate-source plateau voltage	$I_D = 25 \text{ A}; V_{DS} = 44 \text{ V}; T_j = 25 \text{ °C};$ see Figure 14	-	5	-	V
C _{iss}	input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz; T _j = 25 °C; see <u>Figure 15</u>	-	4710	6280	pF
C _{oss}	output capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz; T _j = 25 °C; see <u>Figure 15</u>	-	980	1180	pF
C _{rss}	reverse transfer capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz; T _j = 25 °C; see <u>Figure 15</u>	-	560	770	pF
t _{d(on)}	turn-on delay time		-	33	-	ns
t _r	rise time		-	117	-	ns


Characteristics ... continued


Table 6.


BUK7510-55AL

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{d(off)}	turn-off delay time		-	132	-	ns
t _f	fall time		-	95	-	ns
L _D	internal drain inductance	from contact screw on package to center of die; $T_j = 25 \ ^{\circ}C$	-	3.5	-	nH
		from drain lead 6 mm from package to center of die; T _j = 25 °C	-	4.5	-	nH
L _S	internal source inductance	from source lead to source bond pad; T _j = 25 °C	-	7.5	-	nH









N-channel TrenchMOS standard level FET

7. Package outline




Fig 17. Package outline SOT78 (TO-220AB)

N-channel TrenchMOS standard level FET

8. Revision history

Table 7. Revision his	tory				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
BUK7510_55AL_2	20080103	Product data sheet	-	BUK75_7610_55AL_1	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 				
	 Legal texts 	have been adapted to the	new company name whe	ere appropriate.	
	 Typical ther 	mal resistance from junction	on to mounting base figur	re added in <u>Table 5</u> .	
BUK75_7610_55AL_1	20050331	Product data sheet	-	-	

9. Legal information

9.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For additional information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, send an email to: salesaddresses@nxp.com

N-channel TrenchMOS standard level FET

11. Contents

1	Product profile 1
1.1	General description 1
1.2	Features
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 5
6	Characteristics 5
7	Package outline 11
8	Revision history 12
9	Legal information 13
9.1	Data sheet status 13
9.2	Definitions 13
9.3	Disclaimers
9.4	Trademarks 13
10	Contact information 13
11	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 3 January 2008 Document identifier: BUK7510-55AL_2

All rights reserved.



PHILIPS